HM-6516 Intersil Corporation, HM-6516 Datasheet
HM-6516
Related parts for HM-6516
HM-6516 Summary of contents
Page 1
... Copyright Description The HM-6516 is a CMOS 2048 x 8 Static Random Access Memory. Extremely low power operation is achieved by the use of complementary MOS design techniques. This low power is further enhanced by the use of synchronous circuit techniques that keep the active (operating) power low, which also gives fast access times ...
Page 2
... Functional Diagram A A10 A9 7 GATED LATCHED A8 ROW A7 ADDRESS A6 DECODER REGISTER HM-6516 128 x 128 MATRIX 128 GATED COLUMN DECODER LATCHED ADDRESS REGISTER 6 DQ0 A THRU 8 8 DQ7 A ...
Page 3
... Operating Voltage Range . . . . . . . . . . . . . . . . . . . . . +4.5V to +5.5V Operating Temperature Ranges: HM-6516B-9, HM-6516 -40 CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. ...
Page 4
... Input rise and fall times: 5ns (max); Input and output timing reference level: 1.5V; Output load TTL gate equivalent 50pF (min) - for Tested at initial design and after major design changes 4.5V and 5.5V TAVQV = TELQV + TAVEL. HM-6516 10 - +85 C (HM-6516B-9, HM-6516-9) A LIMITS HM-6516B-9 MIN MAX - 120 - 120 ...
Page 5
... W must Timing Waveforms (Continued) xxxxxxxxx xxxxxxxxx A xxxxxxxxx (10) TEHEL E xxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxx W xxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx DQ xxxxxxxxxxxxxxxxxxxxxxxxx G HIGH TIME REFERENCE -1 HM-6516 (2) TAVQV (12) TELAX TAVEL xxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxx VALID ADD xxxxxxxxxxxxxxxxxxxxxxxx (18) TELEL (9) TELEH (1) TELQV (3) TELQX xxxxxxxxx xxxxxxxxx xxxxxxxxx VALID DATA OUT (6) TGLQV ...
Page 6
... P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240 HM-6516 rises, reference data setup and hold times to the E rising edge. The write operation is terminated by the first rising edge 3). After the minimum E high time (TEHEL), the next cycle may begin ...