IDT82P2282 Integrated Device Technology, Inc., IDT82P2282 Datasheet - Page 76

no-image

IDT82P2282

Manufacturer Part Number
IDT82P2282
Description
2 Channel T1/J1/E1 Transceiver
Manufacturer
Integrated Device Technology, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT82P2282PF
Manufacturer:
IDT
Quantity:
355
Part Number:
IDT82P2282PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2282PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2282PFG
Manufacturer:
HITACHI
Quantity:
1 452
Part Number:
IDT82P2282PFG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2282PFG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
IDT82P2282
BOFF[2:0] bits and the TSOFF[6:0] bits are not ‘0’ respectively.
the corresponding frame input on the TSDn/MTSD pin will delay ‘N’
clock cycles to the framing pulse on the TSFSn/MTSFS pin. (Here ‘N’ is
defined by the BOFF[2:0] bits.) When the CMS bit is ‘0’ and the
TSOFF[6:0] bits are set, the start of the corresponding frame input on
the TSDn/MTSD pin will delay ‘8 x M’ clock cycles to the framing pulse
on the TSFSn/MTSFS pin. (Here ‘M’ is defined by the TSOFF[6:0].)
BOFF[2:0] bits are set, the start of the corresponding frame input on the
TSDn/MTSD pin will delay ‘2 x N’ clock cycles to the framing pulse on
the TSFSn/MTSFS pin. (Here ‘N’ is defined by the BOFF[2:0] bits.)
When the CMS bit is ‘1’ (i.e., in double clock mode) and the TSOFF[6:0]
bits are set, the start of the corresponding frame input on the TSDn/
The bit offset and channel offset are configured when the
When the CMS bit is ‘0’ and the BOFF[2:0] bits are set, the start of
When the CMS bit is ‘1’ (i.e., in double clock mode) and the
Transmit Clock Slave mode / Transmit Multiplexed mode:
Transmit Clock Master mode:
Transmit Clock Master mode:
Transmit Clock Slave mode / Transmit Multiplexed mode:
TSFSn / MTSFS
TSCKn / MTSCK
TSDn / MTSD
TSFSn / MTSFS
TSCKn / MTSCK
TSDn / MTSD
TSFSn / MTSFS
TSCKn / MTSCK
TSDn / MTSD
TSFSn / MTSFS
TSCKn / MTSCK
TSDn / MTSD
Figure 29. No Offset When FE = 0 & DE = 1 In Transmit Path
Figure 30. No Offset When FE = 1 & DE = 0 In Transmit Path
Bit 1 of CH1 / TS0
Bit 1 of CH1 / TS0
Bit 1 of CH1 / TS0
Bit 1 of CH1 / TS0
FE = 0, DE = 1
FE = 1, DE = 0
65
MTSD pin will delay ‘16 x M’ clock cycles to the framing pulse on the
TSFSn/MTSFS pin. (Here ‘M’ is defined by the TSOFF[6:0].)
from 0 to 23 channels (0 & 23 are included). In Multiplexed mode, the
channel offset can be configured from 0 to 127 channels (0 & 127 are
included).
DUAL T1/E1/J1 LONG HAUL / SHORT HAUL TRANSCEIVER
In Non-multiplexed mode, the channel offset can be configured
Bit 2
Bit 2
Bit 2
Bit 2
October 7, 2003

Related parts for IDT82P2282