HFC-SP Cologne Chip AG, HFC-SP Datasheet - Page 76
HFC-SP
Manufacturer Part Number
HFC-SP
Description
Isdn S/t HDLC Basic Rate Controller
Manufacturer
Cologne Chip AG
Datasheet
1.HFC-SP.pdf
(83 pages)
- Current page: 76 of 83
- Download datasheet (2Mb)
863C@
10.2
Figure 15: Clock synchronisation in TE-mode
The C4IO clock is adjusted in the 31th time slot at the GCI/IOM bus twice for one half clock cycle. This
can be reduced to one adjustment of a half clock cycle. This is useful if another HFC-S, HFC-S+ or HFC-
SP is connected as slave in NT mode to the GCI/IOM2 bus.
'& _V (#
Clock synchronisation in TE-mode
:Q^eQbi " !
Cologne
Chip
Related parts for HFC-SP
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Isdn S/t HDLC Basic Rate Controller
Manufacturer:
Cologne Chip AG
Datasheet:
Part Number:
Description:
Isdn S/t HDLC Basic Rate Controller
Manufacturer:
Cologne Chip AG
Datasheet:
Part Number:
Description:
Isdn HDLC Fifo Controller With 8 (4) Integrated S/t Interfaces
Manufacturer:
Cologne Chip AG
Datasheet:
Part Number:
Description:
Isdn S/t HDLC Basic Rate Controller
Manufacturer:
Cologne Chip AG
Datasheet:
Part Number:
Description:
Isdn S/t HDLC Basic Rate Controller
Manufacturer:
Cologne Chip AG
Datasheet:
Part Number:
Description:
Isdn HDLC Fifo Controller With Primary Rate Interface
Manufacturer:
Cologne Chip AG
Datasheet:
Part Number:
Description:
Manufacturer:
Cologne Chip AG
Datasheet:
Part Number:
Description:
Isdn HDLC Basic Rate Controller
Manufacturer:
Cologne Chip AG
Datasheet: