ADSP-21060 Analog Devices, ADSP-21060 Datasheet - Page 24

no-image

ADSP-21060

Manufacturer Part Number
ADSP-21060
Description
ADSP-2106x SHARC DSP Microcomputer Family
Manufacturer
Analog Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADSP-21060
Manufacturer:
AD
Quantity:
2
Part Number:
ADSP-21060-CZ-160
Manufacturer:
ALLWINE
Quantity:
20 000
Part Number:
ADSP-21060BW-133X
Manufacturer:
AD
Quantity:
1
Part Number:
ADSP-21060CW-133
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-21060CW-160
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-21060CZ-133
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-21060CZ-160
Manufacturer:
AD
Quantity:
210
Part Number:
ADSP-21060CZ-160
Manufacturer:
AD31
Quantity:
116
Part Number:
ADSP-21060CZ-160
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-21060CZ-160
Manufacturer:
AD
Quantity:
40
Part Number:
ADSP-21060CZ-160
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Synchronous Read/Write—Bus Slave
Use these specifications for ADSP-2106x bus master accesses of
a slave’s IOP registers or internal memory (in multiprocessor
Parameter
Timing Requirements:
t
t
t
t
t
t
t
Switching Characteristics:
t
t
t
t
NOTES
1
2
3
ADSP-21060/ADSP-21060L
t
See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.
t
SADRI
HADRI
SRWLI
HRWLI
RWHPI
SDATWH
HDATWH
SDDATO
DATTR
DACKAD
ACKTR
= 4 + DT/8.
setup times greater than 19 + 3DT/4, then ACK is valid 14 + DT/4 (max) after CLKIN. A slave that sees an address with an M field match will respond with ACK
regardless of the state of MMSWS or strobes. A slave will three-state ACK every cycle with t
SRWLI
DACKAD
(min) = 9.5 + 5DT/16 when Multiprocessor Memory Space Wait State (MMSWS bit in WAIT register) is disabled; when MMSWS is enabled, t
is true only if the address and SW inputs have setup times (before CLKIN) greater than 10 + DT/8 and less than 19 + 3DT/4. If the address and SW inputs have
WRITE ACCESS
Address, SW Setup before CLKIN
Address, SW Hold before CLKIN
RD/WR Low Setup before CLKIN
RD/WR Low Hold after CLKIN
RD/WR Pulse High
Data Setup before WR High
Data Hold after WR High
Data Delay after CLKIN
Data Disable after CLKIN
ACK Delay after Address, SW
ACK Disable after CLKIN
READ ACCESS
ADDRESS
CLKIN
DATA
(OUT)
DATA
ACK
WR
(IN)
SW
RD
2
3
3
1
t
SDDATO
Min
15 + DT/2
9.5 + 5DT/16
–4 – 5DT/16
3
5
1
0 – DT/8
–1 – DT/8
ADSP-21060
t
DACKAD
t
SADRI
memory space). The bus master must meet these (bus slave)
timing requirements.
Max
5 + DT/2
8 + 7DT/16
19 + 5DT/16
7 – DT/8
9
6 – DT/8
ACKTR
t
t
SRWLI
SRWLI
.
t
HADRI
t
SDATWH
Min
15 + DT/2
9.5 + 5DT/16
–4 – 5DT/16
3
5
1
0 – DT/8
–1 – DT/8
ADSP-21060L
t
t
t
HDATWH
HRWLI
HRWLI
t
t
DATTR
ACKTR
Max
5 + DT/2
8 + 7DT/16
19 + 5DT/16
7 – DT/8
9
6 – DT/8
t
t
RWHPI
RWHPI
SRWLI
(min)
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for ADSP-21060