MT58L64L36D Micron Semiconductor, MT58L64L36D Datasheet - Page 15
MT58L64L36D
Manufacturer Part Number
MT58L64L36D
Description
(MT58LxxxLxxD) 2Mb SRAM
Manufacturer
Micron Semiconductor
Datasheet
1.MT58L64L36D.pdf
(19 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
NOT RECOMENDED FOR NEW DESIGNS
GW#, BWE#,
BWa#-BWd#
READ TIMING PARAMETERS
NOTE: 1. Q(A2) refers to output from address A2. Q(A2 + 1) refers to output from the next internal burst address following A2.
2Mb: 128K x 18, 64K x 32/36 Pipelined, DCD SyncBurst SRAM
MT58L128L18D_C.p65 – Rev. C, Pub. 11/02
SYM
t
f
t
t
t
t
t
t
t
t
t
KC
KF
KH
KL
KQ
KQX
KQLZ
KQHZ
OEQ
OELZ
OEHZ
ADDRESS
(NOTE 2)
ADSP#
ADSC#
ADV#
OE#
CLK
CE#
Q
2. CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When
3. Timing is shown assuming that the device was not enabled before entering into this sequence. OE# does not cause Q
4. Outputs are disabled within two clock cycles after deselect.
MIN
6.0
1.7
1.7
1.5
1.5
CE# is HIGH, CE2# is HIGH and CE2 is LOW.
to be driven until after the following clock rising edge.
0
-6
MAX
166
3.5
3.5
3.5
3.5
t ADSS
t AS
t CES
A1
t ADSH
t AH
t CEH
t KH
(NOTE 3)
High-Z
MIN
7.5
1.9
1.9
1.5
1.5
t KC
0
t WS
t KL
-7.5
Single READ
t KQLZ
MAX
t WH
133
t KQ
4.0
4.0
4.0
4.0
t ADSS
A2
Q(A1)
MIN
3.2
3.2
1.5
1.5
10
t ADSH
0
t OEHZ
-10
t AAS
MAX
100
5.0
5.0
5.0
4.5
t AAH
t OELZ
t OEQ
READ TIMING
UNITS
(NOTE 1)
MHz
Q(A2)
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
t KQX
t KQ
15
PIPELINED, DCD SYNCBURST SRAM
Q(A2 + 1)
SYM
t
t
t
t
t
t
t
t
t
t
ADV# suspends burst.
AS
ADSS
AAS
WS
CES
AH
ADSH
AAH
WH
CEH
2Mb: 128K x 18, 64K x 32/36
Q(A2 + 2)
MIN
1.5
1.5
1.5
1.5
1.5
0.5
0.5
0.5
0.5
0.5
Micron Technology, Inc., reserves the right to change products or specifications without notice.
BURST READ
-6
MAX
Q(A2 + 3)
MIN
1.5
1.5
1.5
1.5
1.5
0.5
0.5
0.5
0.5
0.5
-7.5
MAX
A3
Q(A2)
Burst continued with
new base address.
Burst wraps around
to its initial state.
DON’T CARE
MIN
2.2
2.2
2.2
2.2
2.2
0.5
0.5
0.5
0.5
0.5
Q(A2 + 1)
©2002, Micron Technology, Inc.
-10
Deselect
cycle.
MAX
UNDEFINED
(NOTE 4)
Q(A3)
t KQHZ
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns