ST7571 Sitronix Technology, ST7571 Datasheet
ST7571
Related parts for ST7571
ST7571 Summary of contents
Page 1
... Sitronix 1. INTRODUCTION ST7571 is a driver & controller LSI for 4-level gray scale graphic dot-matrix liquid crystal display systems. This chip is connected directly to a microprocessor, accepts Serial Peripheral Interface (SPI), I stores in an on-chip display data RAM of 128 x 129 x 2 bits. It performs display data RAM write operation with no external operating clock to minimize power consumption ...
Page 2
... ST7571 3. PAD ARRANGEMENT (COG) www.DataSheet4U.com Ver 1.5a l Chip Size : 7956um X 780um l Bump Pitch : I/O PAD : 80um COM PAD : 33um SEG PAD : 27um l Bump Size : I/O PAD : 65um COM/SEG PAD : 14um X 128um l Bump Height : 15um l Chip Thickness : 300 um Fig Pad Arrangement 2/76 2009/7/21 ...
Page 3
... ST7571 4. PAD CENTER COORDINATES PAD No. Pin Name 1 COM[126] 2 COM[124] 3 COM[122] 4 COM[120] 5 COM[118] 6 COM[116] 7 COM[114] 8 COM[112] 9 COM[110] 10 COM[108] 11 COM[106] 12 COM[104] 13 COM[102] 14 COM[100] 15 COM[98] 16 COM[96] 17 COM[94] 18 COM[92] 19 COM[90] 20 COM[88] 21 COM[86] 22 COM[84] 23 COM[82] 24 COM[80] 25 COM[78] 26 COM[76] 27 COM[74] 28 COM[72] 29 COM[70] 30 COM[68] 31 COM[66] 32 COM[64] www.DataSheet4U.com 33 COM[62] ...
Page 4
... ST7571 PAD No. Pin Name 71 SEG[5] 72 SEG[6] 73 SEG[7] 74 SEG[8] 75 SEG[9] 76 SEG[10] 77 SEG[11] 78 SEG[12] 79 SEG[13] 80 SEG[14] 81 SEG[15] 82 SEG[16] 83 SEG[17] 84 SEG[18] 85 SEG[19] 86 SEG[20] 87 SEG[21] 88 SEG[22] 89 SEG[23] 90 SEG[24] 91 SEG[25] 92 SEG[26] 93 SEG[27] 94 SEG[28] 95 SEG[29] 96 SEG[30] 97 SEG[31] 98 SEG[32] 99 SEG[33] 100 SEG[34] 101 SEG[35] 102 SEG[36] www.DataSheet4U.com 103 ...
Page 5
... ST7571 PAD No. Pin Name 141 SEG[75] 142 SEG[76] 143 SEG[77] 144 SEG[78] 145 SEG[79] 146 SEG[80] 147 SEG[81] 148 SEG[82] 149 SEG[83] 150 SEG[84] 151 SEG[85] 152 SEG[86] 153 SEG[87] 154 SEG[88] 155 SEG[89] 156 SEG[90] 157 SEG[91] 158 SEG[92] 159 ...
Page 6
... ST7571 PAD No. Pin Name 211 COM[35] 212 COM[37] 213 COM[39] 214 COM[41] 215 COM[43] 216 COM[45] 217 COM[47] 218 COM[49] 219 COM[51] 220 COM[53] 221 COM[55] 222 COM[57] 223 COM[59] 224 COM[61] 225 COM[63] 226 COM[65] 227 COM[67] 228 COM[69] 229 ...
Page 7
... ST7571 PAD No. Pin Name 281 VDD1 282 VDD1 283 VDD2 284 VDD2 285 VDD2 286 VDD2 287 VDD3 288 VDD3 289 VSS3 290 VSS3 291 VSS2 292 VSS2 293 VSS2 294 VSS2 295 VSS1 296 VSS1 297 VSS1 298 VSS1 299 ...
Page 8
... ST7571 PAD No. Pin Name 351 DUMMY4 352 DUMMY5 353 DUMMY6 354 DUMMY7 Note: 1. CSEL=H. 2. Unit: um. www.DataSheet4U.com Ver 1. 3581.00 -315.50 3661.00 -315.50 3741.00 -315.50 3821.00 -315.50 8/76 2009/7/21 ...
Page 9
... ST7571 5. BLOCK DIAGRAM www.DataSheet4U.com Ver 1.5a Fig.2 Block diagram 9/76 2009/7/21 ...
Page 10
... ST7571 6. PIN DESCRIPTION 6.1 POWER SUPPLY Power Supply Pin Description Name I/O Power supply for digital circuit. VDD1 Power If VDD1 is the same level as VDD2, they can be connected together by FPC. VDD2 Power Power supply for analog circuit (booster). Power supply for sensitive circuit (internal Vref regulator). ...
Page 11
... ST7571 6.3 SYSTEM CONTROL System Control Pin Description Name I/O VEXT O Reserved for testing, must set with floating. OSC1 I Connect OSC1 to VDD1. This pin selects the supply voltage source of the digital circuit. DCPS I If system VDD1 is 3.0V ~ 3.3V, set DCPS=L to select Internal Regulator as digital circuit power. ...
Page 12
... ST7571 6.4 MICROPROCESSOR INTERFACE Microprocessor Interface Pin Description Name I/O Reset input pin. RST I When RST is “L”, initialization is executed. PS[2:0] select the microprocessor interface: PS2 L L PS[2: NOTE impossible to read data from the on-chip DDRAM. For detailed interface connection, please refer to Section 7.1 and Application Circuits. ...
Page 13
... For applications which check acknowledge-bit necessary to minimize the ITO resistance of the SDA_OUT trace to guarantee a valid low level. 2. After VDD1 is turned ON, any MPU interface pins cannot be left floating. www.DataSheet4U.com Ver 1.5a Description 2 C interface slave address bits of ST7571. Must connect to VDD1 or VSS1. 13/ interface protocol interface compatible. Separating 2009/7/21 ...
Page 14
... ST7571 6.5 LCD DRIVER OUTPUTS LCD Driver Output Pin Description Name I/O LCD segment driver outputs. The display data and frame signal control the output . SEG0 to O SEG127 LCD common driver outputs. The internal scan signal and frame signal control the output voltage. ...
Page 15
... ST7571 ITO Layout Reference www.DataSheet4U.com Ver 1.5a 15/76 2009/7/21 ...
Page 16
... Chip Select Input CSB pin is used for chip selection. ST7571 can interface with an MPU when CSB is “L”. When CSB is “H”, the inputs of A0, ERD and RWR with any combination will be ignored and DB[7:0] are high impedance. In 3-Line and 4-Line serial interface, the internal shift register and serial counter are reset when CSB is “ ...
Page 17
... SPI Mode (PS0 = “L”, PS1 = “H”, PS2 = “L”) When IC is active (CSB=“L”), serial data (SID) and serial clock (SCLK) inputs are enabled. When ST7571 is not active (CSB=“H”), the internal 8-bit shift register and 3-bit counter are reset. The display data/command indication is controlled by the register selection pin (A0) ...
Page 18
... SCLK to high when the bus is not busy. Data transfer can be initiated only when the bus is not busy. 2 The I C interface of ST7571 supports write access and read of acknowledge-bit. The I 2 the commands sent via the I C Interface. It also receives RAM data and sends it to the Display RAM. ...
Page 19
... ST7571 supports command/data write to addressed slaves on the bus. www.DataSheet4U.com Before any data is transmitted on the I addresses (0111100, 0111101, 0111110 and 0111111) are reserved for ST7571. The least significant 2 bits of the slave address is set by connecting SA0 and SA1 to either logic 0 (VSS1) or logic 1 (VDD1). 2 The I C Interface protocol is illustrated in Fig 9 ...
Page 20
... If the A0 bit of the last control byte is set to logic 0, these data bytes (command data byte) will be decoded and the setting of ST7571 will be changed according to the received commands. Only the addressed slave makes the acknowledgement after each byte. At the end of the transmission the bus master issues a STOP condition (P) ...
Page 21
... ST7571 Data Transfer ST7571 uses bus holder and internal data bus for data transfer by the MPU. When writing data from the MPU to on-chip RAM, data is automatically transferred from the bus holder to the RAM as shown in Fig. 10 and Fig. 11. www.DataSheet4U.com Ver 1.5a Fig. 10 External Timing from MPU Fig ...
Page 22
... ST7571 7.2 DISPLAY DATA RAM (DDRAM) The Display Data RAM stores pixel data for the LCD 129-row by 128-column addressable array. Each pixel can be selected when the page and column addresses are specified. The 129 rows are divided into 16 pages of 8 lines and the 17 page with a single line (DB0 only) ...
Page 23
... ST7571 7.3 LCD DISPLAY CIRCUITS Oscillator This is on-chip Oscillator without external resistor. When the internal oscillator is used, this pin must connect to VDD1; when the external oscillator is used, this pin could be input pin. This oscillator signal is used in the voltage converter and display timing generation circuit. ...
Page 24
... ST7571 Partial Display on LCD The ST7571 realizes the Partial Display function on LCD with low-duty driving for saving power consumption and showing the various display duty. To show the various display duty on LCD, LCD driving duty and bias are programmable via the instruction. And, built-in power supply circuits are controlled by the instruction for adjusting the LCD driving voltages. The partial display duty ratio could be set from 16 ~ 128 ...
Page 25
... ST7571 Fig. 17 Moving Display (Partial Display Duty=16, initial COM0=8) www.DataSheet4U.com Ver 1.5a 25/76 -COM0 -COM1 -COM2 -COM3 -COM4 -COM5 -COM6 -COM7 -COM8 -COM9 -COM10 -COM11 -COM12 -COM13 -COM14 -COM15 -COM16 -COM17 -COM18 -COM19 -COM20 -COM21 -COM22 -COM23 2009/7/21 ...
Page 26
... ST7571 7.4 POWER SUPPLY CIRCUITS The Power Supply circuits generate the voltage levels necessary to drive liquid crystal driver circuits with low power consumption and the fewest components. There are voltage converter circuits, voltage regulator circuits, and voltage follower circuits. They are controlled by power control instruction. ...
Page 27
... ST7571 Voltage Follower Circuits V0 is resistively divided into two voltage levels (VG, VM), and those output impedance are converted by the Voltage Follower for increasing drive capability. Table 6 shows the relationship between level and each duty ratio. Table 6 The Relationship between Level and Each Duty Ratio ...
Page 28
... ST7571 7.5 RESET CIRCUITS Setting RST to “L” can initialize internal function. RST pin is connected to the reset pin of MPU and initialization by RST pin is essential before operating. Please note the hardware reset is not same as the software reset. When RST becomes “L”, the hardware reset procedure will start. When RESET instruction is executed, the software reset procedure will start. The ...
Page 29
... ST7571 8. INSTRUCTIONS Instruction A0 R/W 0 Set Mode 0 Write Display Data 1 Set Icon 0 Set Page Address 0 Set Column Address (MSB) 0 Set Column Address (LSB) 0 Display ON/OFF 0 0 Set Display Start Line 0 0 Set COM0 0 0 Set Display Duty 0 0 Set N-line Inversion 0 Release N-line Inversion ...
Page 30
... ST7571 Instruction A0 R/W Power Control 0 Select Regulator Register 0 0 Set Contrast 0 Select LCD bias 0 Set COM Scan Direction 0 Set SEG Scan Direction 0 Oscillator ON 0 Set Power-Save Mode 0 Release Power-Save Mode 0 RESET 0 -- Set Display Data Length -- NOP 0 Reserved 0 Reserved 0 Reserved 0 Extension Command Set1 ...
Page 31
... ST7571 Instruction A0 Increase Vop offset Decrease Vop offset Return normal mode Disable autoread Enter EEPROM mode Enable read mode Set read pulse Exit EEPROM mode Enable erase mode Set erase pulse Enable write mode Set write pulse Return normal mode Set Color Mode Return normal mode Note: Do NOT use non-specified instructions in any extension command mode ...
Page 32
... ST7571 9. INSTRUCTION DESCRIPTION 9.1.1 Set Mode This 2-byte instruction specifies frame frequency (FR[3:0]) and booster efficiency (BE[1:0]) st The 1 Instruction A0 R/W DB7 The 2 Instruction A0 R/W DB7 0 0 FR3 Frame Frequency FR[3:0] specifies the frame frequency: FR3 FR2 ...
Page 33
... ST7571 9.1.2 Write Display Data 8-bit data of Display Data from the microprocessor can be written to the RAM location specified by the column address and page address. The column address is increased by 1 automatically so that the microprocessor can continuously write data to the addressed page. During auto-increment, the column address wraps to 0 after the last column is written. ...
Page 34
... ST7571 9.1.3 Set Icon This instruction makes Icon function enable or disable. After reset, the Icon function is disabled (ION=0). When ION=“1”, Icon display is enabled and the page address is set to “16” for updating icon data (it is impossible to set page address to “16” by Set Page Address instruction). Therefore, when writing data for icons, “Set Icon” instruction is necessary before writing icon data. It set the page address to “ ...
Page 35
... ST7571 9.1.4 Set Page Address This instruction sets the Page Address of display data RAM from the microprocessor into the page address register. Any RAM data bit can be accessed when its Page Address and column address are specified. Along with the column address, the Page Address defines the address of the display RAM to write display data. Changing the Page Address doesn’ ...
Page 36
... ST7571 9.1.7 Display ON / OFF This instruction turns the display ON or OFF. It has priority over Entire Display ON/OFF and Reverse Display ON/OFF. A0 R/W DB7 0 0 DON = 1: display ON DON = 0: display OFF 9.1.8 Set Display Start Line This 2-byte instruction sets the line address of DDRAM to determine the first display line. The display data of the selected line will be displayed at the top of row (COM0) on the LCD panel ...
Page 37
... ST7571 9.1.9 Set COM0 This 2-byte instruction set the initial row (COM) of the LCD panel. By using this instruction possible to realize the window moving without the change of display data. st The 1 Instruction A0 R/W DB7 The 2 Instruction A0 R/W DB7 ...
Page 38
... ST7571 9.1.10 Set Display Duty This 2-byte instruction sets the display duty within the range of 1/(16+1) to 1/(128+1) to realize partial display. st The 1 Instruction A0 R/W DB7 The 2 Instruction A0 R/W DB7 ...
Page 39
... ST7571 9.1.11 Set N-line Inversion (recommended 12-line inversion for full duty, 1/129 duty) This 2-byte instruction sets the inverted line number within range improve the display quality by controlling the phase of the internal Frame signal. The DC bias maybe occurred if the N-line is not set well. Be sure to confirm this factor after choosing a value of N ...
Page 40
... ST7571 9.1.12 Release N-line Inversion This instruction makes the inversion mode back to the frame inversion from the N-line inversion. A0 R/W DB7 0 0 9.1.13 Reverse Display This instruction reverses the display status on LCD panel without rewriting new contents into DDRAM. A0 R/W DB7 0 0 REV “00” (White) ...
Page 41
... ST7571 9.1.15 Power Control This instruction selects one of eight power circuit functions by using 3-bit register. An external power supply and part of internal power supply functions can be used simultaneously. A0 R/W DB7 9.1.16 Select Regulator Resister This instruction selects resistance ratio of the internal regulator resistors. Refer to the voltage regulator circuits in power supply circuit section ...
Page 42
... ST7571 9.1.17 Set Electronic Volume Register This is 2-byte Instruction. The 1 reference voltage register. After 2 st The 1 Instruction: Set Reference Voltage Select Mode A0 R/W DB7 The 2 Instruction: Set Reference Voltage Register A0 R/W DB7 0 0 EV5 EV4 EV3 9.1.18 Select LCD Bias This instruction selects LCD bias ratio for the internal voltage follower to drive the LCD ...
Page 43
... This instruction enables the built-in oscillator circuit. A0 R/W DB7 0 0 9.1.22 & 9.1.23 Power Save ST7571 enters Power-Save mode and reduces the power consumption to the static power consumption. It returns to the normal operation mode by the Release Power Save Mode instruction. Set Power Save Mode A0 R/W DB7 0 ...
Page 44
... ST7571 9.1.24 RESET This is software reset. It resets internal registers. The software reset is different with a hardware reset. This instruction cannot initialize the LCD power supply, which is initialized by a hardware reset (refer to section 7.5 RESET CIRCUITS). A0 R/W DB7 0 0 9.1.25 Set Display Data Length (only for 8-bit 3-Line SPI Mode) This 2-byte instruction is used in 3-Line SPI mode only. In 3-Line SPI mode not used and “ ...
Page 45
... ST7571 9.1.27 Extension Command Set1 This instruction enables the extension command set-1. A0 R/W DB7 0 0 9.1.28 Extension Command Set2 This instruction enables the extension command set-2. A0 R/W DB7 0 0 9.1.29 Extension Command Set3 This instruction enables the extension command set-3. A0 R/W DB7 0 0 Extension Command Set 1 After entering the extension mode-1, the extension command set-1 is enabled. These commands are valid only in this mode ...
Page 46
... ST7571 Return to Normal Mode This instruction returns IC into normal mode and the general commands are available. A0 R/W DB7 0 0 Extension Command Set 2 After entering the extension mode-2, the extension command set-2 is enabled. These commands are valid only in this mode. Always remember to return back to normal mode for correct operation. ...
Page 47
... ST7571 Enable Write Mode This instruction enables manually-write function. A0 R/W DB7 0 0 Set Write Pulse This instruction generates one write cycle to write parameters into EEPROM. A0 R/W DB7 0 0 Return to Normal Mode This instruction returns IC into normal mode and the general commands are available. ...
Page 48
... ST7571 10. OPERATION FLOW 10.1 Power ON Sequence Case 1: RST=L while Power ON (Recommended) Timing Requirement: Item Symbol RST input time t ON-RST VDD2 power delay t ON-V2 Note will NOT be damaged if either VDDI or VDDA is OFF while another is ON. The specification listed below just wants to prevent abnormal display on LCD module. ...
Page 49
... ST7571 10.2 Referential Operation Flow : Initializing with internal power system www.DataSheet4U.com Ver 1.5a Fig. 26 Initializing with the Built-in Power Supply Circuits 49/76 2009/7/21 ...
Page 50
... ST7571 Referential Initial Code The referential initial code is shown below. In order to be compatible with ST7541, some instructions are still included, such as the instructions with gray background). These instructions will not operate in ST7571 (just like NOP). void Initial_ST7571(void) { Reset( ); Delay (100); Write(COMMAND, 0xAE); ...
Page 51
... ST7571 10.3 Referential Operation Flow : Displaying Data 10.4 Referential Operation Flow : Set Color Mode (Black/White Mode) www.DataSheet4U.com Ver 1.5a Fig. 27 Data Displaying Flow Gray Mode (default) Enter Test Command Set 3 Write( COMMAND, 0x7B ); Set Color Mode Write( COMMAND, 0x11 ); Exit Test Command Set 3 Write( COMMAND, 0x00 ); ...
Page 52
... ST7571 10.5 Referential Operation Flow : Power-OFF By setting 0xA9, ST7571 will go into power save mode. The LCD driving outputs are fixed to VSS, built-in power circuits are turned OFF and a discharge process starts. Instruction Flow After the built-in power circuits are turned OFF and completely discharged, the power (VDD1 and VDD2) can be removed ...
Page 53
... ST7571 10.6 Referential Operation Flow : Burning EEPROM (for the best display quality) VE connect to VDD VPP connect to 18V Remove 18V from VPP Remove VDD from VE www.DataSheet4U.com Ver 1.5a HW Reset Delay 120ms ( Software Coding Flow) Initial Sequence Show Image Disable Autoread Read EE Set EE Register ( Software Coding Flow) ...
Page 54
... ST7571 Referential Software Functions void Disable_autoread(void) { Write(COMMAND, 0xD1); Write(COMMAND, 0xAA); Write(COMMAND, 0x00); } void Read_EE (void) { Write(COMMAND, 0xD1); Write(COMMAND, 0xAA); Write(COMMAND, 0x13); Write(COMMAND, 0x20); Delay(200); Write(COMMAND, 0x71); Delay(200); Write(COMMAND, 0x83); Write(COMMAND, 0x00); } void Set_EE _Register (void Adjust Vop offset here // Command 0x51 and 0x52 can be set 16 times for adjusting a suitable Vop // Maxmum adjusting ranges are +/-16 levels. Write(COMMAND, 0xFD) ...
Page 55
... ST7571 void Erase_EE (void) { Write(COMMAND, 0xD1); Write(COMMAND, 0x13); Write(COMMAND, 0x4A); Delay(200); Write(COMMAND, 0x55); Delay(200); Write(COMMAND, 0x83); Write(COMMAND, 0x00); } void Write_EE (void) { Write(COMMAND, 0xD1); Write(COMMAND, 0x13); Write(COMMAND, 0x35); Delay(200); Write(COMMAND, 0x6A); Delay(200); Write(COMMAND, 0x83); Write(COMMAND, 0x00); } www.DataSheet4U.com Ver 1.5a //Enter test command set 2 ...
Page 56
... ST7571 11. LIMITING VALUES In accordance with the Absolute Maximum Rating System; see notes 1 and 2. Parameter Digital Power Supply Voltage Analog Power supply voltage Analog Power supply voltage LCD Power supply voltage LCD Power supply voltage Input Voltage Operating temperature Storage temperature V DD ...
Page 57
... ST7571 12. DC CHARACTERISTICS Item Digital Operating Voltage Analog Operating Voltage Analog Operating Voltage High-level Input Voltage Low-level Input Voltage Input leakage current Output leakage current LCD Driver ON Resistance Frame Frequency 1. VSS1 = VSS2 = VSS3 = 0 V unless otherwise specified. Bare Dice Current Consumption Using Internal Power Circuits and applying external operating voltage (VDD1, VDD2 & ...
Page 58
... ST7571 Internal Power Circuits The operation ranges of the internal power circuits are shown below: Item Vop Voltage follower output voltage VG output voltage range Internal Power Application Notes l Positive Booster: (VDD2 BE) ≥ (VDD2 BE) ≥ Vop; l Negative Booster: [–VDD2 x (8 – BE] ≤ XV0 or [VDD2 x (8 – BE] ≥ (Vop – VG), l Vop requirement: [VDD2 x (8 – ...
Page 59
... ST7571 13. TIMING CHARACTERISTICS System Bus Write Characteristics 8080 Series MPU Item Address hold time Address setup time System cycle time Write L pulse width Write H pulse width WRITE Data setup time WRITE Data hold time l The input signal rise time and fall time (tr, tf) is specified less. When the system cycle time is extremely fast, (tr + tf) ≤ ...
Page 60
... ST7571 6800 Series MPU Item Address hold time Address setup time System cycle time Enable L pulse width (Write) Enable H pulse width (Write) WRITE Data setup time WRITE Data hold time l The input signal rise time and fall time (tr, tf) is specified less. When the system cycle time is extremely fast, (tr + tf) ≤ ...
Page 61
... ST7571 Serial 4-Line Interface Item Serial Clock Period SCL “H” pulse width SCL “L” pulse width Address setup time Address hold time Data setup time Data hold time CS-SCL time CS-SCL time l The input signal rise and fall time (tr, tf) are specified less. ...
Page 62
... ST7571 Serial 3-Line Interface Item Serial Clock Period SCL “H” pulse width SCL “L” pulse width Data setup time Data hold time CS-SCL time CS-SCL time l The input signal rise and fall time (tr, tf) are specified less. ...
Page 63
... ST7571 2 Serial I C Interface Item SCL clock frequency SCL clock low period SCL clock high period Data set-up time Data hold time SCL,SDA rise time SCL,SDA fall time Capacitive load represented by each bus line Setup time for a repeated START condition Start condition hold time ...
Page 64
... ST7571 Reset Timing RST Internal Status Item Reset time Reset “L” pulse width www.DataSheet4U.com Ver 1. During Reset ... Fig. 36 Signal Symbol Condition tR RST tRW 64/76 Reset Finished (VDD1 = 1.8V~3.3V, Ta =-30~85°C ) Rating Units Min. Typ. Max. — — 120 ms — — 2.0 us 2009/7/21 ...
Page 65
... ST7571 14. EXTERNAL COMPONENTS The pinning of the ST7571 is optimized for single plane wiring e.g. for chip-on-glass display modules. For VDD1 = 3.0V ~ 3.3V Note: 1. The resistors are reserved only. Please reserve the space for them on FPC (or system). 2. The capacitors in these 2 cases are not same not used if VDD1 is 1.8V ~ 2.8V. ...
Page 66
... ST7571 15. APPLICATION PROGRAM EXAMPLE Programming example for displaying data with ST7571: Step Bus Status A0 DB7 DB6 DB5 DB7 DB6 DB5 DB7 DB6 DB5 3 DB7 DB6 DB5 3 x’ x’ ...
Page 67
... ST7571 Step Bus Status A0 DB7 DB6 DB5 DB7 DB6 DB5 DB7 DB6 DB5 DB7 DB6 DB5 DB7 DB6 DB5 ...
Page 68
... ST7571 Programming example for displaying data with ST7571 (for I Step Bus Status Interface Start DB7 DB6 DB5 DB4 2 DB7 DB6 DB5 DB4 DB7 DB6 DB5 DB4 DB7 DB6 DB5 DB4 DB7 DB6 ...
Page 69
... ST7571 Step Bus Status DB7 DB6 DB5 DB4 DB7 DB6 DB5 DB4 DB7 DB6 DB5 DB4 DB7 DB6 DB5 DB4 DB7 DB6 DB5 DB4 Interface Start ...
Page 70
... ST7571 16. APPLICATION NOTES www.DataSheet4U.com Ver 1.5a 70/76 2009/7/21 ...
Page 71
... ST7571 www.DataSheet4U.com Ver 1.5a 71/76 2009/7/21 ...
Page 72
... ST7571 www.DataSheet4U.com Ver 1.5a 72/76 2009/7/21 ...
Page 73
... ST7571 www.DataSheet4U.com Ver 1.5a 73/76 2009/7/21 ...
Page 74
... ST7571 www.DataSheet4U.com Ver 1.5a 74/76 2009/7/21 ...
Page 75
... Fix Section 15. APPLICATION PROGRAM EXAMPLE mistakes. www.DataSheet4U.com 11. Update detailed settings into Section 16. APPLICATION NOTES: Ver 1.5a ST7571 Specification Revision History Description Official Release. Remove CSL=L setting. Modify Application note Add Initial code Modify ITO layout reference Modify 9.1.14 entire display Re-arrange sections for document format issue ...
Page 76
... Ver 1.5a ST7571 Specification Revision History Fix typing mistakes. Add axis into Section 3. PAD ARRANGEMENT (COG). Modify referential codes: use 8-bit format, keep delay time same as description. Mark no operation instructions in initial code (Page 50). Add Test Instructions into instruction table. Reserve external components for special case. ...