FLLXT971A Intel, FLLXT971A Datasheet - Page 23

• Manufacturer Part Number: FLLXT971A
• Description: 3.3V Dual Speed Fast Ethernet PHY Transceicer
• Manufacturer: Intel

www.DataSheet4U.com
DataSheet U .com
4
3.2.1.3
3.2.2
3.2.2.1
Datasheet
Document #: 249414
Revision #: 002
Rev. Date: August 7, 2002
Fault Detection and Reporting
The LXT971A supports two fault detection and reporting mechanisms. “Remote Fault” refers to a
MAC-to-MAC communication function that is essentially transparent to PHY layer devices. It is
used only during auto-negotiation, and is applicable only to twisted-pair links. “Far-End Fault” is
an optional PMA-layer function that may be embedded within PHY devices. The LXT971A
supports both functions (see
3.2.1.3.1 Remote Fault
Register bit 4.13 in the Auto-Negotiation Advertisement Register is reserved for Remote Fault
indications. It is typically used when re-starting the auto-negotiation sequence to indicate to the
link partner that the link is down because the advertising device detected a fault.
When the LXT971A receives a Remote Fault indication from its partner during auto-negotiation it
does the following:
3.2.1.3.2 100BASE-FX Far-End Fault
The SD/TP pin monitors signal quality during normal operation in fiber mode. If the signal quality
degrades beyond the fault threshold, the fiber transceiver reports a signal quality fault condition via
the SD/TP pin. Loss of signal quality blocks any fiber data from being received and causes a link
loss.
If the LXT971A detects a signal fault condition, it can transmit the Far-End Fault Indication (FEFI)
over the fiber link. The FEFI consists of 84 consecutive ones followed by a single zero. This
pattern must be repeated at least three times. The LXT971A transmits the far-end fault code a
minimum of three times if all the following conditions are true:
MII Data Interface
The LXT971A supports a standard Media Independent Interface (MII). The MII consists of a data
interface and a management interface. The MII Data Interface passes data between the LXT971A
and a Media Access Controller (MAC). Separate parallel buses are provided for transmit and
receive. This interface operates at either 10 Mbps or 100 Mbps. The speed is set automatically,
once the operating conditions of the network link have been determined. Refer to
on page 32
Increased MII Drive Strength
A higher Media Independent Interface (MII) drive strength may be desired in some designs to drive
signals over longer PCB trace lengths, or over high-capacitive loads, through multiple vias, or
through a connector. The MII drive strength in the LXT971A can be increased by setting Register
•
•
•
•
•
•
Sets Register bit 5.13 in the Link Partner Base Page Ability Register, and
Sets the Remote Fault Register bit 1.4 in the MII Status Register to pass this information to the
local controller.
Fiber mode is selected.
Fault Code transmission is enabled (Register bit 16.2 = 1).
Either Signal Detect indicates no signal or the receive PLL cannot lock.
Loopback is not enabled.
for additional details.
Section 3.2.1.3.1
LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver
and
Section
3.2.1.3.2).
“MII Operation”
23