si4430 Silicon Laboratories, si4430 Datasheet - Page 53
si4430
Manufacturer Part Number
si4430
Description
Si4430 Ism Transceiver
Manufacturer
Silicon Laboratories
Datasheet
1.SI4430.pdf
(152 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
si4430-A0-FM
Manufacturer:
SILICON
Quantity:
3 500
Part Number:
si4430-A0-FM
Manufacturer:
SILICONLABS/芯科
Quantity:
20 000
Company:
Part Number:
si4430-B1-FM
Manufacturer:
Silicon Labs
Quantity:
135
Part Number:
si4430-B1-FM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
si44300BOY-T1-E3
Manufacturer:
VISHAY/威世
Quantity:
20 000
Part Number:
si4430B
Manufacturer:
VISHAY/威世
Quantity:
20 000
Company:
Part Number:
si4430BDY-T1-E3
Manufacturer:
VISHAY
Quantity:
12 500
Company:
Part Number:
si4430BDY-T1-E3
Manufacturer:
VISHAY
Quantity:
100 000
Part Number:
si4430BDY-T1-E3
Manufacturer:
VISHAY/威世
Quantity:
20 000
Company:
Part Number:
si4430BDY-T1-GE3
Manufacturer:
Vishay/Siliconix
Quantity:
33 919
8. Auxiliary Functions
8.1. Smart Reset
The Si4430 contains an enhanced integrated SMART RESET or POR circuit. The POR circuit contains both a
classic level threshold reset as well as a slope detector POR. This reset circuit was designed to produce reliable
reset signal in any circumstances. Reset will be initiated if any of the following conditions occur:
The reset will initialize all registers to their default values. The reset signal is also available for output and use by
the microcontroller by using the default setting for GPIO_0. The inverted reset signal is available by default on
GPIO_1.
Initial power on, when VDD starts from 0V: reset is active till VDD reaches V
When VDD decreases below V
A software reset via “Register 08h. Operating Mode and Function Control 2,” on page 86: reset is active for time
T
On the rising edge of a VDD glitch when the supply voltage exceeds the following time functioned limit:
Release Reset Voltage
Power-On VDD Slope
Low VDD Limit
Software Reset Pulse
Threshold Voltage
Reference Slope
VDD Glitch Reset Pulse
SWRST
Parameter
VDD starts to rise
0.4V
LD
Figure 23. POR Glitch Parameters
TSWRST
for any reason: reset is active till VDD reaches V
Symbol
SVDD
VTSD
VRR
VDD(t)
VLD
TP
k
Table 22. POR Parameters
t=0,
Preliminary Rev. 0.4
VDD nom.
Also occurs after SDN, and
VLD<VRR is guaranteed
tested VDD slope region
initial power on
reset:
Vglitch>=0.4+t*0.2V/ms
Comment
showing glitch
actual VDD(t)
Reset
0.4V+t*0.2V/ms
T
P
reset limit:
RR
t
0.85
0.03
Min
0.7
50
(see table);
5
RR
again;
Typ
1.3
0.4
0.2
15
1
Max
1.75
300
470
1.3
40
Si4430
V/ms
V/ms
Unit
ms
us
V
V
V
53