si4430 Silicon Laboratories, si4430 Datasheet - Page 6
![no-image](/images/no-image-200.jpg)
si4430
Manufacturer Part Number
si4430
Description
Si4430 Ism Transceiver
Manufacturer
Silicon Laboratories
Datasheet
1.SI4430.pdf
(152 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
si4430-A0-FM
Manufacturer:
SILICON
Quantity:
3 500
Part Number:
si4430-A0-FM
Manufacturer:
SILICONLABS/芯科
Quantity:
20 000
Company:
Part Number:
si4430-B1-FM
Manufacturer:
Silicon Labs
Quantity:
135
Part Number:
si4430-B1-FM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
si44300BOY-T1-E3
Manufacturer:
VISHAY/威世
Quantity:
20 000
Part Number:
si4430B
Manufacturer:
VISHAY/威世
Quantity:
20 000
Company:
Part Number:
si4430BDY-T1-E3
Manufacturer:
VISHAY
Quantity:
12 500
Company:
Part Number:
si4430BDY-T1-E3
Manufacturer:
VISHAY
Quantity:
100 000
Part Number:
si4430BDY-T1-E3
Manufacturer:
VISHAY/威世
Quantity:
20 000
Company:
Part Number:
si4430BDY-T1-GE3
Manufacturer:
Vishay/Siliconix
Quantity:
33 919
Si4430
L
Table 1. DC Characteristics .......................................................................................................7
Table 2. Synthesizer AC Electrical Characteristics
Table 3. Receiver AC Electrical Characteristics
Table 4. Transmitter AC Electrical Characteristics
Table 5. Auxiliary Block Specifications
Table 6. Digital IO Specifications (SDO, SDI, SCLK, nSEL, and nIRQ) ................................... 12
Table 7. GPIO Specifications (GPIO_0, GPIO_1, and GPIO_2) .............................................. 12
Table 8. Absolute Maximum Ratings ........................................................................................ 13
Table 9. Operating Modes ........................................................................................................17
Table 10. Serial Interface Timing Parameters .......................................................................... 18
Table 11. Operating Modes ...................................................................................................... 20
Table 12. Frequency Band Selection ....................................................................................... 27
Table 13. RX Packet Handler Configuration ............................................................................43
Table 14. Packet Handler Registers ......................................................................................... 44
Table 15. Minimum Receiver Settling Time .............................................................................. 46
Table 16. RX Modem Configurations for FSK and GFSK ........................................................ 47
Table 17. Filter Bandwidth Parameters .................................................................................... 49
Table 18. Channel Filter Bandwidth Settings ........................................................................... 50
Table 19. ndec[2:0] Settings ..................................................................................................... 51
Table 20. RX Modem Configuration for OOK with Manchester Disabled ................................. 52
Table 21. RX Modem Configuration for OOK with Manchester Enabled ................................. 52
Table 22. POR Parameters ...................................................................................................... 53
Table 23. Temperature Sensor Range ..................................................................................... 58
Table 24. Antenna Diversity Control ......................................................................................... 65
Table 25. Split RF I/Os Bill of Materials .................................................................................... 68
Table 26. Recommended Crystal Parameters ......................................................................... 76
Table 27. Register Descriptions ............................................................................................... 77
Table 28. Interrupt or Status 1 Bit Set/Clear Description ......................................................... 82
Table 29. When are Individual Status Bits Set/Cleared if not Enabled as Interrupts? ............. 82
Table 30. Interrupt or Status 2 Bit Set/Clear Description ........................................................ 84
Table 31. Detailed Description of Status Registers when not Enabled as Interrupts ............... 84
Table 32. Internal Analog Signals Available on the Analog Test Bus .................................... 124
Table 33. Internal Digital Signals Available on the Digital Test Bus .......................................125
6
I S T OF
T
ABLES
1
Preliminary Rev. 0.4
...................................................................................11
1
.......................................................................9
1
1
...................................................................8
................................................................. 10