si4430 Silicon Laboratories, si4430 Datasheet - Page 90
si4430
Manufacturer Part Number
si4430
Description
Si4430 Ism Transceiver
Manufacturer
Silicon Laboratories
Datasheet
1.SI4430.pdf
(152 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
si4430-A0-FM
Manufacturer:
SILICON
Quantity:
3 500
Part Number:
si4430-A0-FM
Manufacturer:
SILICONLABS/芯科
Quantity:
20 000
Company:
Part Number:
si4430-B1-FM
Manufacturer:
Silicon Labs
Quantity:
135
Part Number:
si4430-B1-FM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
si44300BOY-T1-E3
Manufacturer:
VISHAY/威世
Quantity:
20 000
Part Number:
si4430B
Manufacturer:
VISHAY/威世
Quantity:
20 000
Company:
Part Number:
si4430BDY-T1-E3
Manufacturer:
VISHAY
Quantity:
12 500
Company:
Part Number:
si4430BDY-T1-E3
Manufacturer:
VISHAY
Quantity:
100 000
Part Number:
si4430BDY-T1-E3
Manufacturer:
VISHAY/威世
Quantity:
20 000
Company:
Part Number:
si4430BDY-T1-GE3
Manufacturer:
Vishay/Siliconix
Quantity:
33 919
Register 0Ch. GPIO Configuration 1
Si4430
Reset value = 00000000
90
Name
Type
Bit
7:6
4:0
Bit
5
gpiodrv1[1:0] GPIO Driving Capability Setting.
gpio1[4:0]
Name
pup1
D7
gpiodrv1[1:0]
R/W
Pullup Resistor Enable on GPIO1.
When set to 1 the a 200 kresistor is connected internally between VDD and the pin if the
GPIO is configured as a digital input.
GPIO1 pin Function Select.
00000:
00001:
00010:
00011:
00100:
00101:
00110:
00111:
01000:
01001:
01010:
01011:
01100:
01101:
01110:
01111:
10000:
10001:
10010:
10011:
10100:
10101:
10110:
10111:
11000:
11001:
11010:
11011:
11100:
11101:
else :
D6
Inverted Power-On-Reset (output)
Wake-Up Timer: 1 when WUT has expired (output)
Low Battery Detect: 1 when battery is below threshold setting (output)
Direct Digital Input
External Interrupt, falling edge (input)
External Interrupt, rising edge (input)
External Interrupt, state change (input)
ADC Analog Input
Reserved (Analog Test N Input)
Reserved (Analog Test P Input)
Direct Digital Output
Reserved (Digital Test Output)
Reserved (Analog Test N Output)
Reserved (Analog Test P Output)
Reference Voltage (output)
TX/RX Data CLK output to be used in conjunction with TX/RX Data pin (output)
TX Data input for direct modulation (input)
External Retransmission Request (input)
TX State (output)
TX FIFO Almost Full (output)
RX Data (output)
RX State (output)
RX FIFO Almost Full (output)
Antenna 1 Switch used for antenna diversity (output)
Antenna 2 Switch used for antenna diversity (output)
Valid Preamble Detected (output)
Invalid Preamble Detected (output)
Sync Word Detected (output)
Clear Channel Assessment (output)
VDD
GND
pup1
R/W
D5
Preliminary Rev. 0.4
D4
Function
D3
gpio1[4:0]
R/W
D2
D1
D0