st10f269z1 STMicroelectronics, st10f269z1 Datasheet - Page 170

• Manufacturer Part Number: st10f269z1
• Description: St10f269 16-bit Mcu With Mac Unit, 256k Byte Flash Memory And 12k Byte Ram
• Manufacturer: STMicroelectronics

Figure 79 : CLKOUT and READY
Notes: 1. Cycle as programmed, including MCTC wait states (Example shows 0 MCTC WS).
170/184
CLKOUT
ALE
RD, WR
Synchronous
READY
Asynchronous
READY
2. The leading edge of the respective command depends on RW-delay.
3. READY sampled HIGH at this sampling point generates a READY controlled wait state, READY sampled LOW at this sampling
point terminates the currently running bus cycle.
4. READY may be deactivated in response to the trailing (rising) edge of the corresponding command (RD or WR).
5. If the Asynchronous READY signal does not fulfill the indicated setup and hold times with respect to CLKOUT (e.g. because
CLKOUT is not enabled), it must fulfill t
the command (see Note 4)).
6. Multiplexed bus modes have a MUX wait state added after a bus cycle, and an additional MTTC wait state may be inserted here.
For a multiplexed bus with MTTC wait state this delay is 2 CLKOUT cycles, for a demultiplexed bus without MTTC wait state this delay
is zero.
7. The next external bus cycle may start here.
t
t
58
32
3)
t
t
t
59
30
34
Running cycle 1)
37
in order to be safely synchronized. This is guaranteed, if READY is removed in response to
2)
t
t
33
31
t
t
35
58
3)
t
37
3)
t
t
36
59
t
5)
29
t
35
wait state
READY
3)
t
36
MUX / Tri-state 6)
t
60 4)
6)
ST10F269
7)