gtlp10b320 Fairchild Semiconductor, gtlp10b320 Datasheet
gtlp10b320
Related parts for gtlp10b320
gtlp10b320 Summary of contents
Page 1
... LVTTL/GTLP Transceiver with Split LVTTL Port and Feedback Path General Description The GTLP10B320 is a 10-bit Universal bus driver and receiver, with separate LVTTL inputs and outputs and a feedback path for diagnostics, that provides LVTTL to GTLP signal level translation. High speed backplane oper- ation is a direct result of GTLP’ ...
Page 2
... Fast Edge Rate) CC Functional Description The GTLP10B320 is a 10-bit Universal driver and receiver containing D-Type flip-flop, latch, and transparent modes of operation for the data paths. In addition there is an internal feedback path that can be used for diagnostic monitoring or caching schemes. Data flow in each direction is controlled by the clock signals (LECLKAB and LECLKBC) and output enables (OEB and OEC) ...
Page 3
Functional Tables I/O Path: SEL 1 (External Feedback Path) (Note 2) OEB OEC SAB SBC LECLKAB LECLKBC ...
Page 4
Logic Diagram www.fairchildsemi.com 4 ...
Page 5
Absolute Maximum Ratings Supply Voltage ( Input Voltage ( Output Voltage ( Outputs 3-STATE Outputs Active (Note 6) DC Output Sink Current into C Port Output Source Current from ...
Page 6
DC Electrical Characteristics Symbol Test Conditions Ports V 3.45V Port GND Port and V 3.45V (Note 9) Control ...
Page 7
AC Electrical Characteristics Over recommended range of supply voltage and operating free air temperature GND for B Port and C ERC L From Symbol (Input PLH n t PHL t LECLKAB PLH t ...
Page 8
AC Electrical Characteristics Over recommended range of supply voltage and operating free air temperature GND for B Port and C ERC L From Symbol (Input PLH n t PHL t LECLKAB PLH t ...
Page 9
AC Electrical Characteristics Over recommended range of supply voltage and operating free air temperature for B Port and C ERC From Symbol (Input PLH n t PHL t ...
Page 10
AC Extended Electrical Characteristics Over recommended ranges of supply voltage and operating free air temperature for B Port and for C Port Symbol t (Note 14) OSLH t (Note 14) OSHL ...
Page 11
Test Circuits and Timing Waveforms Test Circuit for A Outputs Test Open PLH PHL PLZ PZL t /t GND PHZ PZH Note A: C includes probes and Jig capacitance. L Voltage Waveform - Propagation ...
Page 12
Physical Dimensions inches (millimeters) unless otherwise noted 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the ...