saa7199b NXP Semiconductors, saa7199b Datasheet - Page 25

no-image

saa7199b

Manufacturer Part Number
saa7199b
Description
Digital Video Encoder Denc Genlock-capable
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
saa7199b-WP
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
saa7199bWP
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Philips Semiconductors
Reset
Prior to a reset all outputs are undefined. RESET = LOW
sets the circuit into the slave mode.
MOD1 bit = 1, MOD0-bit = 0. All other control register bits
are set to zero. The outputs CSYN/VSN, HSN, SLT, HSY
and HCL are automatically set to a high impedance
state.The I
The D7 to D0 pins of the MPU interface are inputs during
RESET = LOW. As the circuit requires an external clock
signal on pin CLKIN in slave mode, the clock select signal
CLKSEL (pin 50) must be LOW during RESET = LOW
(pin 54). The LOW time of RESET is at least 50 pixel clock
periods long.
1996 Sep 27
handbook, full pagewidth
Digital Video Encoder (DENC)
GENLOCK-capable
(1) t
(2)
(3) t
Rint
ofs
t = 125
t = 163
t = 134
t = 122
is the propagation delay of external GENLOCK line adjustable from 17 to +46 pixel clocks.
is the pipeline delay of the RAM interface adjustable from 5 to +58 pixel clocks (PIXCLK).
2
HSN output signal
CVBS input signal;
GENLOCK only
CB input signal
PDn(7 to 0)
digital input data
CVBS output signal
C-bus interface is set to a slave receiver.
PIXCLK at 12.27 MHz
PIXCLK at 14.75 MHz
PIXCLK at 13.50 MHz in 50 Hz mode
PIXCLK at 13.50 MHz in 60 Hz mode.
t REF2
t
t Rint
(2)
(1)
t enc
0 to 640/720/780
active video
Fig.10 Horizontal timing.
PIXCLK
25
Disable chip
All analog outputs are set to zero by DD-bit = 1 (index 08);
while the outputs CSYN/VSN, HSN, HCL, HSY and SLT
are set to a high impedance state. The internal clock is
divided-by-4 at DD-bit = 1. The circuit can be disabled for
any reason and it must be disabled when CLKIN exceeds
32 MHz. After setting DD-bit = 1, the CLKIN input signal
can be set to a frequency of <60 MHz (modification of
control registers and RAM tables is not certain).
To re-enable the circuit, CLKIN must be set to a frequency
<32 MHz, a hardware reset is then required to set DD-bit
to zero.
t ofs
(3)
t REF1
Product specification
SAA7199B
MEH345-1

Related parts for saa7199b