cy8c5588pvi-115es0 Cypress Semiconductor Corporation., cy8c5588pvi-115es0 Datasheet - Page 31
![no-image](/images/manufacturer_photos/0/1/180/cypress_semiconductor_corporation__sml.jpg)
cy8c5588pvi-115es0
Manufacturer Part Number
cy8c5588pvi-115es0
Description
Cy8c55 Family Data Sheet Programmable System-on-chip Psoc?
Manufacturer
Cypress Semiconductor Corporation.
Datasheet
1.CY8C5588PVI-115ES0.pdf
(102 pages)
7. Digital Subsystem
The digital programmable system creates application specific
combinations of both standard and advanced digital peripherals
and custom logic functions. These peripherals and logic are then
interconnected to each other and to any pin on the device,
providing a high level of design flexibility and IP security.
The features of the digital programmable system are outlined
here to provide an overview of capabilities and architecture.
Designers do not need to interact directly with the programmable
digital system at the hardware and register level. PSoC Creator
provides a high level schematic capture graphical interface to
automatically place and route resources similar to PLDs.
The main components of the digital programmable system are:
■
■
■
Figure 7-1. CY8C55 Digital Programmable Architecture
Document Number: 001-44094 Rev. *J
Universal Digital Blocks (UDB) - These form the core
functionality of the digital programmable system. UDBs are a
collection of uncommitted logic (PLD) and structural logic
(Datapath) optimized to create all common embedded
peripherals and customized functionality that are application or
design specific.
Universal Digital Block Array - UDB blocks are arrayed within
a matrix of programmable interconnect. The UDB array
structure is homogeneous and allows for flexible mapping of
digital functions onto the array. The array supports extensive
and flexible routing interconnects between UDBs and the
Digital System Interconnect.
Digital System Interconnect (DSI) - Digital signals from
Universal Digital Blocks (UDBs), fixed function peripherals, I/O
pins, interrupts, DMA, and other system core signals are
attached to the Digital System Interconnect to implement full
featured device connectivity. The DSI allows any digital function
to any pin or other feature routability when used with the
Universal Digital Block Array.
UDB
UDB
UDB
UDB
UDB
UDB
and Fixed Function Peripherals
and Fixed Function Peripherals
DSI Routing Interface
DSI Routing Interface
Digital Core System
Digital Core System
UDB
UDB
UDB
UDB
UDB
UDB
UDB
UDB
UDB
UDB
UDB
UDB
UDB
UDB
UDB
UDB
UDB
UDB
PRELIMINARY
7.1 Example Peripherals
The flexibility of the CY8C55 family’s UDBs and analog blocks
allow the user to create a wide range of components
(peripherals). The most common peripherals were built and
characterized by Cypress and are shown in the PSoC Creator
component catalog, however, users may also create their own
custom components using PSoC Creator. Using PSoC Creator,
users may also create their own components for reuse within
their organization, for example sensor interfaces, proprietary
algorithms, and display interfaces.
The number of components available through PSoC Creator is
too numerous to list in the datasheet, and the list is always
growing. An example of a component available for use in
CY8C55 family, but, not explicitly called out in this datasheet is
the UART component.
7.1.1 Example Digital Components
The following is a sample of the digital components available in
PSoC Creator for the CY8C55 family. The exact amount of
hardware resources (UDBs, routing, RAM, flash) used by a
component varies with the features selected in PSoC Creator for
the component.
■
■
■
7.1.2 Example Analog Components
The following is a sample of the analog components available in
PSoC Creator for the CY8C55 family. The exact amount of
hardware resources (SC/CT blocks, routing, RAM, flash) used
by a component varies with the features selected in PSoC
Creator for the component.
■
■
■
■
■
Communications
❐
❐
Functions
❐
Logic (x CPLD product terms per logic function)
❐
❐
❐
❐
Amplifiers
❐
❐
❐
ADCs
❐
❐
DACs
❐
❐
❐
Comparators
Mixers
PSoC
I
UART (1 to 3 UDBs)
EMIF (External Memory Interface, 1 UDB)
NOT
OR
XOR
AND
TIA
PGA
opamp
Delta-Sigma
Successive Approximation (SAR)
Current
Voltage
PWM
2
C (1 to 3 UDBs)
®
5: CY8C55 Family Datasheet
Page 31 of 102
[+] Feedback
[+] Feedback
[+] Feedback
[+] Feedback