dp83848qsqx/nopb National Semiconductor Corporation, dp83848qsqx/nopb Datasheet
dp83848qsqx/nopb
Related parts for dp83848qsqx/nopb
dp83848qsqx/nopb Summary of contents
Page 1
... Industrial Controls and Factory Automation ■ General Embedded Applications 4.0 System Diagram PHYTER ® registered trademark of National Semiconductor. © 2011 National Semiconductor Corporation DP83848Q 3.0 Features ■ AEC-Q100 Grade 2 ■ Extreme Temperature from -40°C to 105°C ■ Low-power 3.3V, 0.18µm CMOS technology ■ ...
Page 2
Block Diagram www.national.com 2 30152501 ...
Page 3
General Description ......................................................................................................................... 1 2.0 Applications .................................................................................................................................... 1 3.0 Features ........................................................................................................................................ 1 4.0 System Diagram .............................................................................................................................. 1 4.0 Block Diagram ................................................................................................................................ 2 6.0 Pin Layout ...................................................................................................................................... 6 7.0 Pin Descriptions .............................................................................................................................. 7 7.1 SERIAL MANAGEMENT INTERFACE ........................................................................................ 7 7.2 ...
Page 4
TRANSCEIVER MODULE ..................................................................................... 25 10.3.1 Operational Modes ..................................................................................................... 25 10.3.2 Smart Squelch ........................................................................................................... 26 10.3.3 Collision Detection and SQE ........................................................................................ 26 10.3.4 Carrier Sense ............................................................................................................. 26 10.3.5 Normal Link Pulse Detection/Generation ........................................................................ 26 10.3.6 Jabber Function ......................................................................................................... 26 ...
Page 5
Normal Link Pulse Timing ........................................................................... 64 15.2.22 Auto-Negotiation Fast Link Pulse (FLP) Timing ............................................................. 64 15.2.23 100BASE-TX Signal Detect Timing ............................................................................. 65 15.2.24 100 Mb/s Internal Loopback Timing ............................................................................ 65 15.2.25 10 Mb/s Internal Loopback Timing .............................................................................. 66 ...
Page 6
Pin Layout www.national.com Top View NS Package Number SQA40A 6 30152555 ...
Page 7
Pin Descriptions The DP83848Q pins are classified into the following interface categories (each interface is described in the sections that follow): • Serial Management Interface • MAC Data Interface • Clock Interface • LED Interface • Reset • Strap ...
Page 8
Signal Name Type Pin # CRS CRS_DV COL 7.3 CLOCK INTERFACE Signal Name Type Pin # 25MHz_OUT O 21 www.national.com MII CARRIER SENSE: Asserted high to ...
Page 9
LED INTERFACE See Table 3 for LED Mode Selection. Signal Name Type LED_LINK 7.5 RESET Signal Name Type RESET_N I, PU Pin # 22 LINK LED: In Mode 1, this pin indicates the status of the ...
Page 10
STRAP OPTIONS The DP83848Q uses many of the functional pins as strap op- tions. The values of these pins are sampled during reset and used to strap the device into specific modes of operation. The strap option pin assignments ...
Page 11
Mb/s AND 100 Mb/s PMD INTERFACE Signal Name Type Pin # TD-, TD+ I/O RD-, RD+ I/O 7.8 SPECIAL CONNECTIONS Signal Name Type Pin # RBIAS I 20 PFBOUT O 19 PFBIN1 I 16 PFBIN2 30 RESERVED I/O ...
Page 12
PACKAGE PIN ASSIGNMENTS SQA40A Pin # Pin Name 1 IO_VDD 2 TX_CLK 3 TX_EN 4 TXD_0 5 TXD_1 6 TXD_2 7 TXD_3 8 RESERVED 9 RESERVED 10 RESERVED AGND ...
Page 13
Configuration This section includes information on the various configuration options available with the DP83848Q. The configuration op- tions described below include: — Auto-Negotiation — PHY Address and LED — Half Duplex vs. Full Duplex — Isolate mode — Loopback ...
Page 14
Auto-Negotiation Restart Once Auto-Negotiation has completed, it may be restarted at any time by setting bit 9 (Restart Auto-Negotiation) ...
Page 15
LED INTERFACE The DP83848Q supports a configurable Light Emitting Diode (LED) pin link and activity. The PHY Control Register (PHY- Mode The LED_LINK pin in Mode 1 indicates the link status of the port. In 100BASE-T mode, link is ...
Page 16
LED Direct Control The DP83848Q provides another option to directly control the LED output through the LED Direct Control Register (LED- CR), address 18h. The register does not provide read access to the LED. 8.5 HALF DUPLEX vs. FULL ...
Page 17
Functional Description The DP83848Q supports two modes of operation using the MII interface pins. The options are defined in the following sections and include: — MII Mode — RMII Mode The modes of operation can be selected by strap ...
Page 18
TABLE 4. Supported Packet Sizes at +/-50ppm +/-100ppm For Each Clock Start Threshold RBR[1:0] 1 (4-bits) 2 (8-bits) 3 (12-bits) 0 (16-bits) 9.3 802.3u MII SERIAL MANAGEMENT INTERFACE 9.3.1 Serial Management Register Access The serial management MII specification defines a ...
Page 19
Serial Management Preamble Suppression The DP83848Q supports a Preamble Suppression mode as indicated by a one in bit 6 of the Basic Mode Status Register (BMSR, address 01h.) If the station management entity (i.e. MAC or other management controller) ...
Page 20
Architecture This section describes the operations within each transceiver module, 100BASE-TX and 10BASE-T. Each operation con- sists of several functional blocks and described in the follow- ing: — 100BASE-TX Transmitter — 100BASE-TX Receiver — 10BASE-T Transceiver Module 10.1 100BASE-TX ...
Page 21
TABLE 6. 4B5B Code-Group Encoding/Decoding DATA CODES IDLE AND CONTROL CODES INVALID CODES ...
Page 22
NRZ to NRZI Encoder After the transmit data stream has been serialized and scram- bled, the data must be NRZI encoded in order to comply with the TP-PMD standard for 100BASE-TX transmission over Category-5 Unshielded twisted pair cable. 10.1.4 ...
Page 23
FIGURE 6. 100BASE-TX Receive Block Diagram 10.2.2.1 Digital Adaptive Equalization and Gain Control When transmitting data at high speeds over copper twisted pair cable, frequency dependent attenuation becomes a con- cern. In high-speed twisted pair signalling, the frequency content of ...
Page 24
FIGURE 7. EIA/TIA Attenuation vs. Frequency for 0, 50, 100, 130 & 150 Meters of CAT 5 Cable 10.2.2.2 Base Line Wander Compensation The DP83848Q is completely ANSI TP-PMD compliant and includes Base Line Wander (BLW) compensation. The BLW compensation ...
Page 25
BLW. The digital oscilloscope plot provided in the severity of the BLW event that can theoretically be gen- erated during 100BASE-TX packet transmission. This event ...
Page 26
Smart Squelch The smart squelch is responsible for determining when valid data is present on the differential receive inputs. The DP83848Q implements an intelligent receive squelch to en- sure that impulse noise on the receive inputs will not be ...
Page 27
Automatic Link Polarity Detection and Correction The DP83848Q's 10BASE-T transceiver module incorpo- rates an automatic link polarity detection circuit. When three consecutive inverted link pulses are received, bad polarity is reported. A polarity reversal can be caused by a ...
Page 28
Design Guidelines 11.1 TPI NETWORK CIRCUIT Figure 10 shows the recommended circuit for a 10/100 Mb/s twisted pair interface. To the right is a partial list of recom- mended transformers important that the user realize that variations ...
Page 29
Parameter Min Frequency Frequency Tolerance Frequency Stability Rise / Fall Time Jitter Jitter Symmetry 40% 1. This limit is provided as a guideline for component selection and not guaranteed by production testing. Refer to AN-1548, “PHYTER 100 Base-TX Reference Clock ...
Page 30
FIGURE 12. Power Feedback Connection www.national.com 11.5 ENERGY DETECT MODE When Energy Detect is enabled and there is no activity on the cable, the DP83848Q will remain in a low power mode while monitoring the transmission line. Activity on the ...
Page 31
Reset Operation The DP83848Q includes an internal power-on reset (POR) function and does not need to be explicitly reset for normal operation after power up. If required during normal operation, the device can be reset by a hardware or ...
Page 32
Register Block Offset Access Hex Decimal 00h 0 RW 01h 1 RO 02h 2 RO 03h 3 RO 04h 4 RW 05h 5 RW 05h 5 RW 06h 6 RW 07h 7 RW 08h - ...
Page 33
33 www.national.com ...
Page 34
www.national.com 34 ...
Page 35
REGISTER DEFINITION In the register definitions under the ‘Default’ heading, the following definitions hold true: — Read Write access — Register sets on event occurrence and Self-Clears when event ends — RW/SC = ReadW rite ...
Page 36
Basic Mode Control Register (BMCR) TABLE 12. Basic Mode Control Register (BMCR), address 0x00h Bit Bit Name Default 15 RESET 0, RW/SC 14 LOOPBACK 13 SPEED SELECTION Strap AUTO-NEGOTIATION Strap, RW ENABLE 11 POWER DOWN 10 ISOLATE ...
Page 37
Basic Mode Status Register (BMSR) TABLE 13. Basic Mode Status Register (BMSR), address 0x01h Bit Bit Name Default 15 100BASE-T4 0, RO/P 14 100BASE-TX 1, RO/P FULL DUPLEX 13 100BASE-TX 1, RO/P HALF DUPLEX 12 10BASE-T 1, RO/P FULL ...
Page 38
The PHY Identifier Registers #1 and #2 together form a unique identifier for the DP83848Q. The Identifier consists of a concate- nation of the Organizationally Unique Identifier (OUI), the vendor's model number and the model revision number. A PHY may ...
Page 39
Bit Bit Name Default 10 PAUSE RO/P 8 TX_FD Strap Strap 10_FD Strap Strap, RW 4:0 SELECTOR <00001>, RW 13.1.6 Auto-Negotiation Link Partner Ability Register (ANLPAR) (BASE Page) This ...
Page 40
Bit Bit Name Default 10 PAUSE TX_FD 10_FD 4:0 SELECTOR <0 0000>, RO 13.1.7 Auto-Negotiation Link Partner Ability Register (ANLPAR) ...
Page 41
Auto-Negotiate Expansion Register (ANER) This register contains additional Local Device and Link Partner status information. TABLE 19. Auto-Negotiate Expansion Register (ANER), address 0x06h Bit Bit Name Default 15:5 RESERVED 4 PDF 3 LP_NP_ABLE 2 NP_ABLE 1, RO/P 1 PAGE_RX ...
Page 42
EXTENDED REGISTERS 13.2.1 PHY Status Register (PHYSTS) This register provides a single location within the register set for quick access to commonly accessed information. TABLE 21. PHY Status Register (PHYSTS), address 10h Bit Bit Name 15 RESERVED 14 MDIX ...
Page 43
Bit Bit Name 4 AUTO-NEG COMPLETE 3 LOOPBACK STATUS 2 DUPLEX STATUS 1 SPEED STATUS 0 LINK STATUS Default 0, RO Auto-Negotiation Complete Auto-Negotiation complete Auto-Negotiation not complete Loopback Loopback enabled. 0 ...
Page 44
False Carrier Sense Counter Register (FCSCR) This counter provides information required to implement the “False Carriers” attribute within the MAU managed object class of Clause 30 of the IEEE 802.3u specification. TABLE 22. False Carrier Sense Counter Register (FCSCR), ...
Page 45
Mb/s PCS Configuration and Status Register (PCSR) This register contains control and status information for the 100BASE Physical Coding Sublayer. TABLE 24. 100 Mb/s PCS Configuration and Status Register (PCSR), address 0x16h Bit Bit Name Default 15:13 RESERVED ...
Page 46
Bit Bit Name 3 RX_OVF_STS 2 RX_UNF_STS 1:0 ELAST_BUF[1:0] 13.2.6 LED Direct Control Register (LEDCR) This register provides the ability to directly control the LED output. It does not provide read access to the LED. TABLE 26. LED Direct Control ...
Page 47
Bit Bit Name 12 PAUSE_TX 11 BIST_FE 10 PSR_15 9 BIST_STATUS 8 BIST_START 7 BP_STRETCH 6 RESERVED 5 LED_CFG 4:0 PHYADDR[4:0] 13.2.8 10 Base-T Status/Control Register (10BTSCR) This register is used for control and status for 10BASE-T device operation. TABLE ...
Page 48
Bit Bit Name 8 LOOPBACK_10_DIS 7 LP_DIS 6 FORCE_LINK_10 5 RESERVED 4 POLARITY 3 RESERVED 2 RESERVED 1 HEARTBEAT_DIS 0 JABBER_DIS www.national.com Default 0, RW 10Base-T Loopback Disable: In half-duplex mode, default 10BASE-T operation loops Transmit data to the Receive ...
Page 49
CD Test and BIST Extensions Register (CDCTRL1) This register controls test modes for the 10BASE-T Common Driver. In addition it contains extended control and status for the packet BIST function. TABLE 29. CD Test and BIST Extensions Register (CDCTRL1), ...
Page 50
Bit Bit Name 11 ED_BURST_DIS 10 ED_PWR_STATE 9 ED_ERR_MET 8 ED_DATA_MET 7:4 ED_ERR_COUNT 3:0 ED_DATA_COUNT www.national.com Default 0, RW Energy Detect Burst Disable: Disable bursting of energy detect data pulses. By default, Energy Detect (ED) transmits a burst of 4 ...
Page 51
Absolute Maximum Ratings 2) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage ( Input Voltage ( Output Voltage (V ) OUT ...
Page 52
Pin Symbol Parameter Types I Supply 100BASE-TX dd100 (Full Duplex) I Supply 10BASE-T dd10 (Full Duplex) I Supply Power Down Mode dd Note 2: Absolute maximum ratings are those values beyond which the safety of the device cannot be guaranteed. ...
Page 53
AC SPECIFICATIONS 15.2.1 Power Up Timing Parameter Description T2.1.1 Post Power Up Stabilization time prior to MDC preamble for register accesses T2.1.2 Hardware Configuration Latch-in Time from power up T2.1.3 Hardware Configuration pins transition to output drivers Note: In ...
Page 54
Reset Timing Parameter Description T2.2.1 Post RESET Stabilization time prior to MDC preamble for register accesses T2.2.2 Hardware Configuration Latch-in Time from the Deassertion of RESET (either soft or hard) T2.2.3 Hardware Configuration pins transition to output drivers T2.2.4 ...
Page 55
MII Serial Management Timing Parameter Description T2.3.1 MDC to MDIO (Output) Delay Time T2.3.2 MDIO (Input) to MDC Setup Time T2.3.3 MDIO (Input) to MDC Hold Time T2.3.4 MDC Frequency 15.2.4 100 Mb/s MII Transmit Timing Parameter Description T2.4.1 ...
Page 56
Mb/s MII Receive Timing Parameter Description T2.5.1 RX_CLK High/Low Time T2.5.2 RX_CLK to RXD[3:0], RX_DV, RX_ER Delay Note: RX_CLK may be held low or high for a longer period of time during transition between reference and recovered clocks. ...
Page 57
Transmit Packet Deassertion Timing Parameter Description T2.7.1 TX_CLK to PMD Output Pair Deassertion 100BASE-TX and 100BASE-FX modes Note: Deassertion is determined by measuring the time from the first rising edge of TX_CLK occurring after the deassertion of TX_EN ...
Page 58
Receive Packet Latency Timing Parameter Description T2.9.1 Carrier Sense ON Delay T2.9.2 Receive Data Latency Note: Carrier Sense On Delay is determined by measuring the time from the first bit of the “J” code group to the assertion ...
Page 59
Mb/s MII Transmit Timing Parameter Description T2.11.1 TX_CLK High/Low Time T2.11.2 TXD[3:0], TX_EN Data Setup to TX_CLK fall T2.11.3 TXD[3:0], TX_EN Data Hold from TX_CLK rise Note: An attached Mac should drive the transmit signals using the positive ...
Page 60
Mb/s Serial Mode Transmit Timing Parameter Description T2.13.1 TX_CLK High Time T2.13.2 TX_CLK Low Time T2.13.3 TXD_0, TX_EN Data Setup to TX_CLK rise T2.13.4 TXD_0, TX_EN Data Hold from TX_CLK rise 15.2.14 10 Mb/s Serial Mode Receive Timing ...
Page 61
Transmit Timing (Start of Packet) Parameter Description T2.15.1 Transmit Output Delay from the Falling Edge of TX_CLK T2.15.2 Transmit Output Delay from the Rising Edge of TX_CLK Note: 1 bit time = 100 Mb/s. 15.2.16 ...
Page 62
Receive Timing (Start of Packet) Parameter Description T2.17.1 Carrier Sense Turn On Delay (PMD Input Pair to CRS) T2.17.2 RX_DV Latency T2.17.3 Receive Data Latency Note: 10BASE-T RX_DV Latency is measured from first bit of preamble on the ...
Page 63
Mb/s Heartbeat Timing Parameter Description T2.19.1 CD Heartbeat Delay T2.19.2 CD Heartbeat Duration 15.2.20 10 Mb/s Jabber Timing Parameter Description T2.20.1 Jabber Activation Time T2.20.2 Jabber Deactivation Time Notes Min 10 Mb/s half-duplex mode 10 Mb/s half-duplex mode ...
Page 64
Normal Link Pulse Timing Parameter Description T2.21.1 Pulse Width T2.21.2 Pulse Period Note: These specifications represent transmit timings. 15.2.22 Auto-Negotiation Fast Link Pulse (FLP) Timing Parameter Description T2.22.1 Clock, Data Pulse Width T2.22.2 Clock Pulse to Clock Pulse ...
Page 65
Signal Detect Timing Parameter Description T2.23.1 SD Internal Turn-on Time T2.23.2 SD Internal Turn-off Time Note: The signal amplitude on PMD Input Pair must be TP-PMD compliant. 15.2.24 100 Mb/s Internal Loopback Timing Parameter Description T2.24.1 TX_EN to ...
Page 66
Mb/s Internal Loopback Timing Parameter Description T2.25.1 TX_EN to RX_DV Loopback Note: Measurement is made from the first rising edge of TX_CLK after assertion of TX_EN. www.national.com Notes 10 Mb/s internal loopback mode 66 30152544 Min Typ Max ...
Page 67
RMII Transmit Timing Parameter Description T2.26.1 X1 Clock Period T2.26.2 TXD[1:0], TX_EN, Data Setup to X1 rising T2.26.3 TXD[1:0], TX_EN, Data Hold from X1 rising T2.26.4 X1 Clock to PMD Output Pair Latency Notes Min 50 MHz Reference Clock ...
Page 68
RMII Receive Timing Parameter Description T2.27.1 X1 Clock Period T2.27.2 RXD[1:0], CRS_DV, RX_DV and RX_ER output delay from X1 rising T2.27.3 CRS ON delay (100Mb) T2.27.4 CRS OFF delay (100Mb) T2.27.5 RXD[1:0] and RX_ER latency (100Mb) Note: Per the ...
Page 69
Isolation Timing Parameter Description T2.28.1 From software clear of bit 10 in the BMCR register to the transition from Isolate to Normal mode T2.28.2 From Deassertion of S/W or H/W Reset to transition from Isolate to Normal mode 15.2.29 ...
Page 70
Mb TX_CLK Timing Parameter Description T2.30 TX_CLK delay Note TX_CLK timing is provided to support devices that use X1 instead of TX_CLK as the reference for transmit Mll data. www.national.com Notes Min ...
Page 71
... Physical Dimensions 17.0 Ordering Information Order Number DP83848QSQE/NOPB DP83848QSQ/NOPB DP83848QSQX/NOPB inches (millimeters) unless otherwise noted 40–Lead LLP Plastic Quad Package (LLP) NS Package Number SQA40A Package Marking DP83848QSQ DP83848QSQ DP83848QSQ 71 Supplied As Reel of 250 Reel of 1000 Reel of 2500 www.national.com ...
Page 72
... National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders. ...