adau1381 Analog Devices, Inc., adau1381 Datasheet - Page 33

• Manufacturer Part Number: adau1381
• Description: Low-noise Stereo Codec With Enhanced Recording And Playback Processing
• Manufacturer: Analog Devices, Inc.

CONTROL PORTS
The ADAU1381 can operate in one of two control modes: I
control or SPI control.
The ADAU1381 has both a 4-wire SPI control port and a 2-wire
I
part defaults to I
by pulling the CLATCH pin low three times.
The control port is capable of full read/write operation for all
addressable registers. Most sound engine processing parameters
are controlled by writing new values to the sound engine parameter
register using the control port. Other functions, such as mute,
input/output mode control, and analog signal paths, can be
programmed by writing to the appropriate registers.
All addresses can be accessed in either a single-address mode or
a burst mode. The first byte (Byte 0) of a control port write contains
the 7-bit chip address plus the R/ W bit. The next two bytes (Byte 1
and Byte 2) together form the subaddress of the register location
within the ADAU1381. All subsequent bytes (starting with Byte 3)
contain the data, such as control port data, register data, or sound
engine parameter data. The number of bytes per word depends
on the type of data that is being written. The exact formats for
specific types of writes and reads are shown in
to
The ADAU1381 has several mechanisms for updating sound
engine parameters in real time without causing pops or clicks.
The control port pins are multifunctional, depending on the
mode in which the part is operating. Table 20 details these
multiple functions.
Table 20. Control Port Pin Functions
Pin
SCL/CCLK
SDA/COUT
ADDR1/CLATCH
ADDR0/CDATA
I
The ADAU1381 supports a 2-wire serial (I
microprocessor bus driving multiple peripherals. Two pins,
serial data (SDA) and serial clock (SCL), carry information
between the ADAU1381 and the system I
In I
it cannot initiate a data transfer. Each slave device is recognized by
a unique address. The address byte format is shown in Table 21.
The address resides in the first seven bits of the I
LSB of this byte sets either a read or write operation. Logic 1
corresponds to a read operation, and Logic 0 corresponds to a
write operation. The full byte addresses, including the pin settings
and R/ W bit, are shown in
2
2
C bus control port. Each can be used to set the registers. The
C PORT
Figure 43
2
C mode, the ADAU1381 is always a slave on the bus, meaning
.
2
C mode but can be put into SPI control mode
I
SCL—input
SDA—open-collector output
I
I
2
2
2
C Address Bit 1—input
C Address Bit 0—input
C Mode
Table 22
.
2
C master controller.
2
C-compatible)
Figure 40
2
C write. The
SPI Mode
CCLK—input
COUT—output
CLATCH—input
CDATA—input
2
C
Rev. A| Page 33 of 84
Burst mode addressing, where the subaddresses are automati-
cally incremented at word boundaries, can be used for writing
large amounts of data to contiguous memory locations. This
increment happens automatically after a single-word write unless a
stop condition is encountered. The registers in the ADAU1381
range in width from one to six bytes; therefore, the auto-increment
feature knows the mapping between subaddresses and the word
length of the destination register. A data transfer is always
terminated by a stop condition.
Both SDA and SCL should have 2.0 kΩ pull-up resistors on the
lines connected to them. The voltage on these signal lines should
not be more than AVDD1.
Table 21. I
Bit 0
0
Table 22. I
ADDR1
0
0
0
0
1
1
1
1
Addressing
Initially, each device on the I
monitoring the SDA and SCL lines for a start condition and
the proper address. The I
establishing a start condition, defined by a high-to-low transition
on SDA while SCL remains high. This indicates that an address or
an address and data stream follow. All devices on the bus respond
to the start condition and shift the next eight bits (the 7-bit
address plus the R/ W bit), MSB first. The device that recognizes
the transmitted address responds by pulling the data line low
during the ninth clock pulse. This ninth bit is known as an
acknowledge bit. All other devices withdraw from the bus at
this point and return to the idle condition.
The R/ W bit determines the direction of the data. A Logic 0 on the
LSB of the first byte means the master writes information to the
peripheral, whereas a Logic 1 means the master reads information
from the peripheral after writing the subaddress and repeating
the start address. A data transfer takes place until a stop condition
is encountered. A stop condition occurs when SDA transitions
from low to high while SCL is held high.
timing of an I
Bit 1
1
2
2
ADDR0
0
0
1
1
0
0
1
1
C Address Byte Format
C Addresses
2
C write, and
Bit 2
1
R/W
0
1
0
1
0
1
0
1
Bit 3
1
2
C master initiates a data transfer by
Figure 39
2
C bus is in an idle state and
Bit 4
0
Slave Address
0x70
0x71
0x72
0x73
0x74
0x75
0x76
0x77
shows an I
Bit 5
ADDR1
Figure 38
ADAU1381
2
C read.
Bit 6
ADDR0
shows the
Bit 7
R/W