mc9s08jm60 Freescale Semiconductor, Inc, mc9s08jm60 Datasheet - Page 75

• Manufacturer Part Number: mc9s08jm60
• Description: Hcs08 Microcontrollers
• Manufacturer: Freescale Semiconductor, Inc

1
2
must be written during the user’s reset initialization program to set the desired controls even if the desired
settings are the same as the reset settings.
Freescale Semiconductor
COPT[1:0]
Windowed COP operation requires the user to clear the COP timer in the last 25% of the selected timeout period. This column
displays the minimum number of clock counts required before the COP timer can be reset when in windowed COP mode
(COPW = 1).
Values shown in milliseconds based on t
tolerance of this value.
Reset
STOPE
COPCLKS
Field
7:6
5
W
N/A
R
0
0
0
1
1
1
Control Bits
COP Watchdog Timeout — These write-once bits select the timeout period of the COP. COPT along with
COPCLKS in SOPT2 defines the COP timeout period. See
Stop Mode Enable — This write-once bit defaults to 0 after reset, which disables stop mode. If stop mode is
disabled and a user program attempts to execute a STOP instruction, an illegal opcode reset is forced.
0 Stop mode disabled.
1 Stop mode enabled.
1
7
COPT
COPT[1:0]
= Unimplemented or Reserved
0:0
0:1
1:0
1:1
0:1
1:0
1:1
1
6
Figure 5-5. System Options Register (SOPT1)
Table 5-5. SOPT1 Register Field Descriptions
Clock Source
Table 5-6. COP Configuration Options
1 kHz LPO
1 kHz LPO
1 kHz LPO
MC9S08JM60 Series Data Sheet, Rev. 2
LPO
STOPE
BUSCLK
BUSCLK
BUSCLK
clock
clock
clock
0
N/A
5
= 1 ms. See t
COP Window
LPO
1
4
196,608 cycles
49,152 cycles
Description
(COPW = 1)
6144 cycles
in the appendix
N/A
N/A
N/A
N/A
1
Chapter 5 Resets, Interrupts, and System Configuration
Table
Opens
3
0
0
5-6.
Section A.12.1, “Control
0
0
2
COP Overflow Count
2
2
2
10
8
5
COP is disabled
cycles (256 ms
cycles (32 ms
cycles (1.024 s
2
2
2
13
16
18
cycles
cycles
cycles
1
1
Timing,” for the
2
1
1
)
)
)
1
0
75