tc59lm906amg TOSHIBA Semiconductor CORPORATION, tc59lm906amg Datasheet - Page 53

• Manufacturer Part Number: tc59lm906amg
• Description: Mos Digital Integrated Circuit Silicon Monolithic
• Manufacturer: TOSHIBA Semiconductor CORPORATION

(R-3) CAS Latency field (A6 to A4), (CL)
(R-4) Test Mode field (A7), (TE)
(R-5) Reserved field in the Regular Mode Register
Addressing sequence of Sequential mode
address input to the device.
Addressing sequence of Interleave mode
in the sequence shown as the following.
A column access is started from the inputted lower address and is performed by incrementing the lower
A column access is started from the inputted lower address and is performed by interleaving the address bits
CAS Latency
DQS/
Command
RDA command to the first data read. The minimum values of CAS Latency depends on the frequency
of CLK. In a write mode, the place of clock that should input write data is CAS Latency cycles
This bit is used to enter Test Mode for supplier only and must be set to “0” for normal operation.
DQS
CLK
This field specifies the number of clock cycles from the assertion of the LAL command following the
CLK
DQ
Reserved bits (A8 to A13, BA2)
These bits are reserved for future operations. They must be set to “0” for normal operation.
4
Data 0
Data 1
Data 2
Data 3
DATA
Data 0
Data 1
Data 2
Data 3
DATA
RDA
A6
bbbA8 A7 A6 A5 A4 A3 A2 A1 A0
bbbA8 A7 A6 A5 A4 A3 A2 A1
bbbA8 A7 A6 A5 A4 A3 A2
bbbA8 A7 A6 A5 A4 A3 A2
0
0
0
0
1
1
1
1
ACCESS ADDRESS
Addressing sequence for Sequential mode
Addressing sequence for Interleave mode
LAL
n
n
n
A5
n
0
0
1
1
0
0
1
1
1
2
3
ACCESS ADDRESS
A4
0
1
0
1
0
1
0
1
2 words (address bits is LA0)
not carried from LA0~LA1
4 words (address bits is LA1, LA0)
not carried from LA1~LA2
A
A
1
1
BURST LENGTH
CAS LATENCY
A
A0
A
Reserved
Reserved
Reserved
Reserved
Reserved
0
0
3
4
5
TC59LM914/06AMG-37,-50
BURST LENGTH
2 words
4 words
Data
0
2004-08-20 53/59
Data
1
Data
2
Rev 1.0
Data
3
1.