sc16c2550b NXP Semiconductors, sc16c2550b Datasheet - Page 19

no-image

sc16c2550b

Manufacturer Part Number
sc16c2550b
Description
5 V, 3.3 V And 2.5 V Dual Uart, 5 Mbit/s Max. , With 16-byte Fifos
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
sc16c2550bIA44
Manufacturer:
EVERLIGHT
Quantity:
99
Part Number:
sc16c2550bIA44
Manufacturer:
NXP
Quantity:
3 224
Part Number:
sc16c2550bIA44
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
sc16c2550bIA44,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
sc16c2550bIA44,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
sc16c2550bIA44,529
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
sc16c2550bIA44518
Manufacturer:
NXP Semiconductors
Quantity:
135
Part Number:
sc16c2550bIB48
Manufacturer:
NXP
Quantity:
8 000
Part Number:
sc16c2550bIB48
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
sc16c2550bIB48128
Manufacturer:
NXP Semiconductors
Quantity:
1 889
Part Number:
sc16c2550bIB48151
Manufacturer:
NXP Semiconductors
Quantity:
135
Part Number:
sc16c2550bIBS,151
Manufacturer:
NXP
Quantity:
1 861
NXP Semiconductors
SC16C2550B_4
Product data sheet
7.4 Interrupt Status Register (ISR)
Table 10.
Table 11.
The SC16C2550B provides four levels of prioritized interrupts to minimize external
software interaction. The Interrupt Status Register (ISR) provides the user with four
interrupt status bits. Performing a read cycle on the ISR will provide the user with the
highest pending interrupt level to be serviced. No other interrupts are acknowledged until
the pending interrupt is serviced. A lower level interrupt may be seen after servicing the
higher level interrupt and re-reading the interrupt status bits.
shows the data values (bits 3:0) for the four prioritized interrupt levels and the interrupt
sources associated with each of these interrupt levels.
Table 12.
Bit
1
0
FCR[7]
0
0
1
1
Priority
level
1
2
2
3
4
Symbol
FCR[1]
FCR[0]
ISR[3]
0
0
1
0
0
FIFO Control Register bits description
RCVR trigger levels
Interrupt source
FCR[6]
0
1
0
1
5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs
ISR[2]
1
1
1
0
0
Rev. 04 — 15 February 2007
Description
RCVR FIFO reset.
FIFOs enabled.
logic 0 = Receive FIFO not reset (normal default condition)
logic 1 = clears the contents of the receive FIFO and resets the FIFO
counter logic (the Receive Shift Register is not cleared or altered). This
bit will return to a logic 0 after clearing the FIFO.
logic 0 = disable the transmit and receive FIFO (normal default
condition)
logic 1 = enable the transmit and receive FIFO. This bit must be a ‘1’
when other FCR bits are written to or they will not be programmed.
ISR[1]
1
0
0
1
0
RX FIFO trigger level
01
04
08
14
ISR[0]
0
0
0
0
0
Source of the interrupt
LSR (Receiver Line Status Register)
RXRDY (Received Data Ready)
RXRDY (Receive Data Time-out)
TXRDY (Transmitter Holding Register empty)
MSR (Modem Status Register)
…continued
Table 12 “Interrupt source”
SC16C2550B
© NXP B.V. 2007. All rights reserved.
19 of 43

Related parts for sc16c2550b