sc16c2550b NXP Semiconductors, sc16c2550b Datasheet - Page 23
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
sc16c2550b
Manufacturer Part Number
sc16c2550b
Description
5 V, 3.3 V And 2.5 V Dual Uart, 5 Mbit/s Max. , With 16-byte Fifos
Manufacturer
NXP Semiconductors
Datasheet
1.SC16C2550B.pdf
(43 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
sc16c2550bIA44
Manufacturer:
EVERLIGHT
Quantity:
99
Part Number:
sc16c2550bIA44
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
sc16c2550bIA44,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
sc16c2550bIA44,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
sc16c2550bIA44,529
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
sc16c2550bIA44518
Manufacturer:
NXP Semiconductors
Quantity:
135
Part Number:
sc16c2550bIB48
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
sc16c2550bIB48128
Manufacturer:
NXP Semiconductors
Quantity:
1 889
Company:
Part Number:
sc16c2550bIB48151
Manufacturer:
NXP Semiconductors
Quantity:
135
Company:
Part Number:
sc16c2550bIBS,151
Manufacturer:
NXP
Quantity:
1 861
NXP Semiconductors
SC16C2550B_4
Product data sheet
7.8 Modem Status Register (MSR)
Table 19.
This register provides the current state of the control interface signals from the modem or
other peripheral device to which the SC16C2550B is connected. Four bits of this register
are used to indicate the changed information. These bits are set to a logic 1 whenever a
control input from the modem changes state. These bits are set to a logic 0 whenever the
CPU reads this register.
Table 20.
[1]
Bit
0
Bit
7
6
5
4
3
2
1
0
Whenever any MSR bit 3:0 is set to logic 1, a Modem Status Interrupt will be generated.
Symbol
LSR[0]
Symbol
MSR[7]
MSR[6]
MSR[5]
MSR[4]
MSR[3]
MSR[2]
MSR[1]
MSR[0]
Line Status Register bits description
Modem Status Register bits description
5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs
Description
Receive data ready.
Description
CD. During normal operation, this bit is the complement of the CD input.
Reading this bit in the Loop-back mode produces the state of MCR[3] (OP2).
RI. During normal operation, this bit is the complement of the RI input.
Reading this bit in the Loop-back mode produces the state of MCR[2] (OP1).
DSR. During normal operation, this bit is the complement of the DSR input.
During the Loop-back mode, this bit is equivalent to MCR[0] (DTR).
CTS. During normal operation, this bit is the complement of the CTS input.
During the Loop-back mode, this bit is equivalent to MCR[1] (RTS).
CD
RI
DSR
CTS
Rev. 04 — 15 February 2007
logic 0 = no data in Receive Holding Register or FIFO (normal default
condition)
logic 1 = data has been received and is saved in the Receive Holding
Register or FIFO
logic 0 = no CD change (normal default condition)
logic 1 = the CD input to the SC16C2550B has changed state since the
last time it was read. A modem Status Interrupt will be generated.
logic 0 = no RI change (normal default condition)
logic 1 = the RI input to the SC16C2550B has changed from a logic 0 to a
logic 1. A modem Status Interrupt will be generated.
logic 0 = no DSR change (normal default condition)
logic 1 = the DSR input to the SC16C2550B has changed state since the
last time it was read. A modem Status Interrupt will be generated.
logic 0 = no CTS change (normal default condition)
logic 1 = the CTS input to the SC16C2550B has changed state since the
last time it was read. A modem Status Interrupt will be generated.
[1]
[1]
[1]
[1]
…continued
SC16C2550B
© NXP B.V. 2007. All rights reserved.
23 of 43