wm8580a Wolfson Microelectronics plc, wm8580a Datasheet - Page 47

• Manufacturer Part Number: wm8580a
• Description: Multichannel Codec With S/pdif Transceiver
• Manufacturer: Wolfson Microelectronics plc

Production Data
w
S/PDIF INTERFACES
The TX_CLKSEL register selects S/PDIF Transmitter clock, TX_CLK, from ADCMCLK, PLLACLK,
PLLBCLK, or MCLK. Figure 28 illustrates how the clock is selected.
The S/PDIF Receiver only uses PLLACLK, but both PLLACLK and PLLBCLK are unavailable in user
mode when the S/PDIF receiver is active. If the digital routing is configured such that the S/PDIF
Transmitter is sourcing the S/PDIF Receiver, then PLLACLK is automatically selected.
Figure 28 S/PDIF TX Clock and Rate Selection
The rate at which the S/PDIF Transmitter operates is determined by the S/PDIF transmitter rate
module which is part of the S/PDIF Tx interface. The transmitter rate module calculates the rate
based on the digital routing setup. Table 38 summerises the sample rate selection based on the
S/PDIFTx interface source data.
Table 38 S/PDIF Tx Rate Selection
S/PDIF Tx Data Source
S/PDIF Tx = S/PDIF RX
S/PDIF Tx = PAIF RX
S/PDIF Tx = SAIF RX
S/PDIF Tx = ADC
Clock used for S/PDIF
rate Generator (fs)
SFRM_CLK
PAIFRX_LRCLK
SAIFRX_LRCLK
PAIFTX_LRCLK or the
ADC_RATE
Comments
S/PDIF Tx sample rate based on S/PDIF Rx
S/PDIF Tx sample rate based on PAIF Rx
S/PDIF Tx sample rate based on SAIF Rx
PAIFTX_LRCLK if PAIFTX also sources the
ADC. ADC_RATE register otherwise.
PD, Rev 4.7, March 2009
WM8580
47