ak4646 AKM Semiconductor, Inc., ak4646 Datasheet - Page 19
![no-image](/images/no-image-200.jpg)
ak4646
Manufacturer Part Number
ak4646
Description
Stereo Codec With Mic/spk-amp
Manufacturer
AKM Semiconductor, Inc.
Datasheet
1.AK4646.pdf
(79 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ak4646EN-L
Manufacturer:
AKM
Quantity:
20 000
Company:
Part Number:
ak4646EZ-L
Manufacturer:
PHI
Quantity:
2 500
Part Number:
ak4646EZ-L
Manufacturer:
AKM
Quantity:
20 000
■
There are the following five clock modes to interface with external devices (Table 1 and Table 2).
Note 30. If M/S bit = “1”, PMPLL bit = “0” and MCKO bit = “1” during the setting of PLL Master Mode, the invalid
Note 31. When PMVCM bit = M/S bit = “1” and MCKI is input, LRCK and BICK are output, even if PMDAC bit =
■
The M/S bit selects either master or slave mode. M/S bit = “1” selects master mode and “0” selects slave mode. When the
AK4646 is power-down mode (PDN pin = “L”) and exits reset state, the AK4646 is slave mode. After exiting reset state,
the AK4646 goes to master mode by changing M/S bit = “1”.
When the AK4646 is on the master mode, LRCK and BICK pins are a floating state until M/S bit becomes “1”. LRCK and
BICK pins of the AK4646 should be pulled-down or pulled-up by the resistor (about 100kΩ) externally to avoid the
floating state.
MS0557-E-02
Mode
PLL Master Mode (Note 30)
PLL Slave Mode 1
(PLL Reference Clock: MCKI pin)
PLL Slave Mode 2
(PLL Reference Clock: LRCK or BICK pin)
EXT Slave Mode
EXT Master Mode
Mode
PLL Master Mode
PLL Slave Mode
(PLL Reference Clock: MCKI pin)
PLL Slave Mode
(PLL Reference Clock: LRCK or BICK pin)
EXT Slave Mode
EXT Master Mode
System Clock
Master Mode/Slave Mode
clocks are output from MCKO pin when MCKO bit is “1”.
PMADL bit = PMADR bit = “0”.
Table 3. Select Master/Slave Mode
Table 1. Clock Mode Setting (x: Don’t care)
M/S bit
Table 2. Clock pins state in Clock Mode
0
1
OPERATION OVERVIEW
MCKO bit
PMPLL bit
0
1
0
1
0
0
0
1
1
1
0
0
Master Mode
Slave Mode
- 19 -
Mode
Selected by
Selected by
MCKO pin
PS1-0 bits
PS1-0 bits
“L”
“L”
“L”
“L”
“L”
M/S bit
1
0
0
0
1
(default)
PLL3-0 bits
PLL3-0 bits
Selected by
Selected by
Selected by
Selected by
MCKI pin
FS3-0 bits
FS1-0 bits
GND
PLL3-0 bits
Table 4
Table 4
Table 4
(Selected by
(Selected by
(Selected by
(Selected by
x
x
BCKO bit)
BCKO bit)
BCKO bit)
BCKO bit)
BICK pin
(≥ 32fs)
Output
Output
Input
Input
Input
Figure 12
Figure 13
Figure 14
Figure 15
Figure 16
Figure 17
LRCK pin
Figure
Output
Output
Input
Input
Input
[AK4646]
(1fs)
(1fs)
(1fs)
(1fs)
(1fs)
2007/05