ak4646 AKM Semiconductor, Inc., ak4646 Datasheet - Page 27
![no-image](/images/no-image-200.jpg)
ak4646
Manufacturer Part Number
ak4646
Description
Stereo Codec With Mic/spk-amp
Manufacturer
AKM Semiconductor, Inc.
Datasheet
1.AK4646.pdf
(79 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ak4646EN-L
Manufacturer:
AKM
Quantity:
20 000
Company:
Part Number:
ak4646EZ-L
Manufacturer:
PHI
Quantity:
2 500
Part Number:
ak4646EZ-L
Manufacturer:
AKM
Quantity:
20 000
■
Upon power-up, the PDN pin should be “L” and be changed from “L” to “H” after all power supply are supplied. “L” time
of 150ns or more is needed to reset in the AK4646. This ensures that all internal registers reset to their initial values.
The ADC enters an initialization cycle that starts when the PMADL or PMADR bit is changed from “0” to “1”. The
initialization cycle time is 1059/fs=24ms@fs=44.1kHz. During the initialization cycle, the ADC digital data outputs of
both channels are forced to a 2's compliment, “0”. The ADC output reflects the analog input signal after the initialization
cycle is complete.
The DAC outputs unexpected data after PMDAC bit “0” → “1” until 67/fs = 1.52ms@fs = 44.1kHz, then the DAC starts
outputting the normal voltage.
(Note) The initial data of ADC has the offset data that depends on the condition of the microphone and the cut-off
■
Three types of data formats are available and selected by setting the DIF1-0 bits (Table 16). In all modes, the serial data is
MSB first, 2’s complement format. Audio interface formats can be used in both master and slave modes. LRCK and BICK
are output from the AK4646 in master mode, but must be input to the AK4646 in slave mode. The SDTO is clocked out on
the falling edge (“↓”) of BICK and the SDTI is latched on the rising edge (“↑”).
If 16-bit data that ADC outputs is converted to 8-bit data by removing LSB 8-bit, “−1” at 16bit data is converted to “−1”
at 8-bit data. And when the DAC playbacks this 8-bit data, “−1” at 8-bit data will be converted to “−256” at 16-bit data
which is a large offset. This offset can be removed by adding the offset of “128” to 16-bit data before converting to 8-bit
data.
MS0557-E-02
System Reset
Audio Interface Format
Mode
frequency of HPF. If this offset isn’t small, don’t use the initial data of ADC.
0
1
2
3
DIF1 bit
0
0
1
1
DIF0 bit
0
1
0
1
Table 16. Audio Interface Format
I
SDTO (ADC)
MSB justified
MSB justified
2
S compatible
N/A
- 27 -
I
MSB justified
LSB justified
SDTI (DAC)
2
S compatible
N/A
≥ 32fs
≥ 32fs
≥ 32fs
BICK
N/A
Figure 18
Figure 19
Figure 20
Figure
-
(default)
[AK4646]
2007/05