txc-03108 TranSwitch Corporation, txc-03108 Datasheet - Page 3

no-image

txc-03108

Manufacturer Part Number
txc-03108
Description
8-channel Framer
Manufacturer
TranSwitch Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
txc-03108AIBG
Manufacturer:
PHI
Quantity:
1 665
Part Number:
txc-03108AIBG
Manufacturer:
TRANSWITCH
Quantity:
1 000
Part Number:
txc-03108AIBG
Manufacturer:
TRANSWITCH
Quantity:
20 000
Part Number:
txc-03108AIBG B
Manufacturer:
TRANSWITCH
Quantity:
65
Part Number:
txc-03108AIBG B
Manufacturer:
TRANSWITCH
Quantity:
1 000
Proprietary TranSwitch Corporation Information for use Solely by its Customers
T1Fx8
TECHNICAL OVERVIEW
TXC-03108
OVERVIEW
The T1Fx8 provides the features of two QT1F- Plus devices complemented by independent per time slot
remote loopbacks, a gapped clock/marker system interface option, a per-channel PRBS/code word generator
analyzer, a per-channel time slot inband loopback activate/deactivate detector/generator (compatible with the
E1Fx8 and ANSI T1.231) and an internal selection option for the one-second clock. In addition, an intact mode
for slip buffering unframed T1s, an auxiliary input for fractional T1 or ISDN D channel access, and independent
transmit or receive framing bypass have been incorporated. The T1Fx8 supports the new ANSI T1.231
sectionalizer codes, AIS-CI and RAI-CI, for enhanced network diagnostics as well as being fully compliant to all
alarm detection requirements of ANSI T1.231. Signaling debounce and a signaling change of state interrupt
are incorporated along with certain alarms mapped to and from ESF ABCD codes to automatically support
GR-253-CORE DS0 AIS and DS0 RAI alarm propagation. The HDLC FIFOs have been expanded to 128 bytes
for each transmit and receive channel as well as being able to support back-to-back frames. The T1Fx8
supports an automatic generation of the ANSI T1.231 and T1.403 one-second PRM with microprocessor
parameter modification capability. A delay value register was added to the slip buffers and mu-law digital
milliwatt or a programmable idle code is available per time slot. The System Interface options are the same as
those of the E1Fx8 with both separate signaling and data inversion capability. The T1Fx8 has the same lead
configuration as the E1Fx8 in the same PBGA packages. Reduced power consumption is an added benefit of
the T1Fx8, which is powered from a 3.3 volt supply, but is still tolerant of inputs from 5 volt parts.
The T1Fx8 supports multiple applications, including SONET/Async. networks and data applications where
multiple framing functions are required in a single board. The T1Fx8 contains many features which allow it to
be used in SONET Add/Drop multiplexers, T1 multiplexers, T1 and fractional T1 CSUs, PBXs, ATM products,
LAN routers with integrated T1 interfaces, T1 Internet access equipment, Primary Rate ISDN interfaces,
multichannel T1 test equipment, repeaters, access nodes and switches. In addition, the T1Fx8 includes many
advanced diagnostic, test, and maintenance features, including boundary scan (IEEE 1149.1) and both T1 and
time slot level loopbacks. The T1Fx8 is well suited for embedded CSU/DSU functions in routers and bridges
and for test instruments needing a high degree of data manipulation.
The T1Fx8 supports both SF and ESF framing operating in an off-line mode with an automatic search feature.
Either Common Channel Signaling (CCS, e.g., ISDN) or Channel Associated Signaling (robbed-bit) is
supported. Per DS0 signaling enable/freeze or clear channel is supported. The transmit and receive sections of
each of the eight framers are independent, with individual slip buffers and independent framed or unframed
operation to allow use in a wide range of switching and transmission products.
Each framer supplies a full duplex HDLC message controller with onboard transmit and receive FIFOs, for ESF
mode, in addition to onboard latching of all required performance parameters, requiring minimal software
overhead and microprocessor bandwidth to support HDLC protocols. The HDLC controller is enhanced to
include deep FIFOs (128 bytes each way) and a back-to-back capability where a single flag can separate
frames.
The T1 digital line interface port is extremely flexible, allowing the device to connect to any industry standard
line interface device with no external glue logic. AMI, B8ZS, and NRZ line codes are supported with full alarm
detection and generation. Several forced ones density options are supported for the AMI line code. Optional
frame pulse or drive bit output is available as well as fast sync input in the NRZ mode. The NRZ mode also
allows the T1Fx8 to count externally detected code violations or to incorporate an external loss of clock/signal
detector. The interface contains a serial port, which can directly control the external line interface unit and other
components using the industry standard 'host' mode for device control.
- 3 of 24 -
TXC-03108-MA
Ed. 2, May 2001

Related parts for txc-03108