hi-3587 Holt Integrated Circuits, Inc., hi-3587 Datasheet
hi-3587
Available stocks
Related parts for hi-3587
hi-3587 Summary of contents
Page 1
... June 2008 GENERAL DESCRIPTION The HI-3587 from Holt Integrated Circuits is a silicon gate CMOS device for interfacing a Serial Peripheral Interface (SPI) enabled microcontroller to an ARINC 429 serial bus. The device provides one ARINC 429 transmitter with Transmit FIFO and built-in line driver. Transmit FIFO status can be monitored using the programmable external interrupt pin polling the HI-3587 Status Register ...
Page 2
... Alternate ARINC line driver positive output. Requires external 10 ohm resistor AOUT37 OUTPUT ARINC line driver positive output. Direct connection to ARINC 429 bus V+ POWER Positive 5V power supply to ARINC 429 Line Driver VDD POWER 3.3V or 5.0V logic power HI-3587 VDD ARINC Clock Divider ARINC 429 ARINC 429 Transmit Transmit Data FIFO ...
Page 3
... Transmission enabled by this instruction only if Control Register bit 13 is zero 12 None Note 1: This instruction is reserved for factory test only. If executed 1,024 data bits may be output from the SO pin. HI-3587 Table 1 lists all instructions. Instructions that perform a reset or set, or enable transmission are executed after the last SI bit is received while ...
Page 4
... FUNCTIONAL DESCRIPTION CONTROL WORD REGISTER The HI-3587 has a 16-bit Control Register which configures the device. Control Register bits CR15 - CR0 are loaded from a 16-bit data value appended to SPI instruction 10 hex. The Control Register contents may be read using SPI instruction 0B hex. Each ...
Page 5
... FUNCTIONAL DESCRIPTION (cont.) ARINC 429 DATA FORMAT Control Register bit CR11 controls how individual bits in the transmitted ARINC word are mapped to the HI-3587 SPI data word bits during data read or write operations. describes this mapping: Table 2. SPI / ARINC bit-mapping SPI ...
Page 6
... ACLK input pin. If CR1 equals ”1,” the SPI clock SCK is used as the reference. SPI op code 07 hex is used to provide the HI-3587 with the correct division ratio to generate a 1 MHz reference from SCK ...
Page 7
... DIFF (AOUT - BOUT) 10% one level HEAT SINK - CHIP-SCALE PACKAGE ONLY The HI-3587PCI and HI-3587PCT use a 44-pin plastic chip-scale package. This package has a metal heat sink pad on its bottom surface. This heat sink is electrically connected to the die. To enhance thermal dissipation, the HI-3587 ...
Page 8
... Output Current: (All Outputs & Bi-directional Pins) Output Capacitance: Operating Voltage Range Operating Supply Current VDD V+ V- HI-3587 Power Dissipation at 25°C Plastic Quad Flat Pack ..................1.5 W, derate 10mW/ C Storage Temperature Range ........................ -65°C to +150°C +0.3V DD Operating Temperature Range (Industrial): .... -40°C to +85°C ±10mA ° ...
Page 9
... Delay TFLAG high after enable transmit - Lo Speed Line driver transition differential times: (High Speed, control register CR10 = Logic 0) (Low Speed, control register CR10 = Logic 1) ORDERING INFORMATION HI - 3587 PART NUMBER PART NUMBER PART NUMBER HI-3587 SYMBOL SCK clock period t CYC t CHH t CES t CEH t ...
Page 10
... REVISION HISTORY Revision Date Page Description of Change DS3587, Rev. NEW 05/08/08 All Rev. A 06/09/ HI-3587 Initial Release Updated Date in header and Revision Letter/Date in footer. Clarified the description of the FIFO operation for SPI op code 11. HOLT INTEGRATED CIRCUITS 10 ...
Page 11
... SQ. See Detail A .063 MAX. (1.6) BSC = “Basic Spacing between Centers” is theoretical true position dimension and has no tolerance. (JEDEC Standard 95) HI-3587 PACKAGE DIMENSIONS .203 ± .006 (5.15 ± .15) .008 Heat sink pad on bottom of package. typ (0.2) Heat sink must be left floating or connected NOT connect to GND, VDD or V-. .394 ± ...