am42bds640ag Meet Spansion Inc., am42bds640ag Datasheet - Page 14

• Manufacturer Part Number: am42bds640ag
• Description: 64 Megabit 4 M ? 16-bit Cmos 1.8 Volt-only, Simultaneous Operation, Burst Mode Flash Memory And 16 Mbit 1 M ? 16-bit Static Ram Preliminary
• Manufacturer: Meet Spansion Inc.

FLASH DEVICE BUS OPERATIONS
Requirements for Asynchronous Read
Operation (Non-Burst)
To read data from the memory array, the system must
first assert a valid address on A21–A0, while driving
AVD# and CE# to V
rising edge of AVD# latches the address. The data will
appear on DQ15–DQ0. Since the memory array is
divided into four banks, each bank remains enabled for
read access until the command register contents are
altered.
Address access time (t
stable addresses to valid output data. The chip enable
access time (t
and stable CE# to valid data at the outputs. The output
enable access time (t
edge of OE# to valid data at the output.
The internal state machine is set for reading array data
upon device power-up, or after a hardware reset. This
ensures that no spurious alteration of the memory
content occurs during the power transition.
Requirements for Synchronous (Burst)
Read Operation
The device is capable of continuous sequential burst
operation and linear burst operation of a preset length.
When the device first powers up, it is enabled for asyn-
chronous read operation.
Prior to entering burst mode, the system should deter-
mine how many wait states are desired for the initial
word (t
operation is desired, which edge of the clock will be the
active clock edge, and how the RDY signal will transi-
tion with valid data. The system would then write the
burst mode configuration register command sequence.
See
Sequence”
further details.
Once the system has written the “Set Burst Mode Con-
figuration Register” command sequence, the device is
enabled for synchronous reads only.
The initial word is output t
the first CLK cycle. Subsequent words are output t
after the active edge of each successive clock cycle,
which automatically increments the internal address
counter. Note that the device has a fixed internal
address boundary that occurs every 64 words, starting
at address 00003Fh. During the time the device is out-
putting data at this fixed internal address boundary
(address 00003Fh, 00007Fh, 0000BFh, etc.), a two
cycle latency occurs before data appears for the next
address (address 000040h, 000080h, 0000C0h, etc.).
The RDY output indicates this condition to the system
November 1, 2002
“Set Burst Mode Configuration Register Command
IACC
) of each burst access, what mode of burst
and
CE
) is the delay from the stable addresses
“Flash Command Definitions”
IL
. WE# should remain at V
OE
ACC
) is the delay from the falling
IACC
) is equal to the delay from
after the active edge of
P R E L I M I N A R Y
IH
Am42BDS640AG
. The
BACC
for
by pulsing low. For standard handshaking devices,
there is no two cycle latency between 3Fh and 40h (or
multiple thereof). See
For reduced wait-state handshaking devices, if the
address latched is 3Dh (or 64 multiple), an additional
cycle latency occurs prior to the initial access. If the
address latched is 3Eh (or 64 multiple) two additional
cycle latency occurs prior to the initial access and the 2
cycle latency between 3Fh and 40h (or 64 multiple) will
not occur. For 3Fh latched addresses (or 64 multiple)
three additional cycle latency occurs prior to the initial
access and the 2 cycle latency between 3Fh and 40h
(or 64 multiple) will not occur.
The device will continue to output sequential burst
data, wrapping around to address 000000h after it
reaches the highest addressable memory location,
until the system drives CE# high, RESET# low, or
AVD# low in conjunction with a new address. See
Table 1, “Device Bus Operations,” on page
If the host system crosses the bank boundary while
reading in burst mode, and the device is not program-
ming or erasing, a two-cycle latency will occur as
described above in the subsequent bank. If the host
system crosses the bank boundary while the device is
programming or erasing, the device will provide read
status information. The clock will be ignored. After the
host has completed status reads, or the device has
completed the program or erase operation, the host
can restart a burst operation using a new address and
AVD# pulse.
If the clock frequency is less than 6 MHz during a burst
mode operation, additional latencies will occur. RDY
indicates the length of the latency by pulsing low.
8-, 16-, and 32-Word Linear Burst with Wrap Around
The remaining three modes are of the linear wrap
around design, in which a fixed number of words are
read from consecutive addresses. In each of these
modes, the burst addresses read are determined by
the group within which the starting address falls. The
groups are sized according to the number of words
read in a single burst sequence for a given mode (see
Table
As an example: if the starting address in the 8-word
mode is 39h, the address range to be read would be
3 8 - 3 F h , a n d t h e b u r s t s e q u e n c e w o u l d b e
16-word
32-word
8-word
Mode
2.)
Table 2. Burst Address Groups
Group Size Group Address Ranges
16 words
32 words
8 words
Table
0-7h, 8-Fh, 10-17h, ...
0-Fh, 10-1Fh, 20-2Fh, ...
00-1Fh, 20-3Fh, 40-5Fh, ...
10.
12.
13