r8a66597 Renesas Electronics Corporation., r8a66597 Datasheet - Page 175

no-image

r8a66597

Manufacturer Part Number
r8a66597
Description
Assp Usb2.0 2 Port Host/1 Port Peripheral Controller
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
r8a66597BG
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
r8a66597BG
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
r8a66597BG#DF1S
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r8a66597FP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
r8a66597FP#RF1S
Quantity:
2 172
Company:
Part Number:
r8a66597FP#RF1S
Quantity:
2 976
Part Number:
r8a66597FPRF1S
Manufacturer:
CYPRESS
Quantity:
9 103
R8A66597FP/DFP/BG
4.11.3.9 DMA Cycle steal transfer read timing (CPU BUS address not used: DFORM=011)
Note 3-1: The control signal is the inactive condition for DREQi_N (i=0, 1). When the next DMA transfer exists, the delay ratings
for twh (Dreq) and ten (CTRL-Dreq) will be valid until DREQi_N becomes active is twh (Dreq).
Note 3-2: The control signal when writing data is a combination of DACKi_N, WR1_N, and WR0_N.
Note 3-3: The control signal when reading data is a combination of DACKi_N and RD_N.
Note 3-4: The control signal when writing data is a combination of DACK0 and DSTRB0_N.
Note 3-5: The control signal when writing data is a combination of CS_N, WR0_N and WR1_N.
Note 3-6: The control signal when reading data is a combination of CS_N and RD_N.
Note 3-7: RD_N, WR0_N and WR1_N should not be timed to fall when CS_N is rising. Similarly, CS_N should not be timed to
fall when RD_N or WR0_N and WR1_N are rising. In the instances noted above, an interval of at least 10ns must be left open.
Note 3-8: RD_N, WR0_N and WR1_N should not be timed to fall when DACKi_N is rising (or falling). Similarly, DACK should
not be timed to fall (or rise) when RD_N or WR0_N and WR1_N are rising. In the instances noted above, an interval of at least
10ns must be left open.
Note 3-9: When the receipt data is one byte, the data determined time is "(23)td(DREQ-DV)" and the DEND determined time is
"(24)td(DREQ-DendV)".
Note 3-10: The time required ultil DREQi_N (i=0,1) becomes active is valid, when the next DMA transfer exists, and when tdis
(CTRL-Dreq) or tdis (PCTRLH - Dreq) has slow ratings.
R e v 1 . 0 1
DREQi_N
DENDi_N
DACKi_N
O c t 1 7 , 2 0 0 8
D15-D0
(i=0,1)
(i=0,1)
(i=0,1)
Note 3-8
Note 3-9
Note 3-1
ta (CTRL - DendV)
p a g e 1 7 5 o f 1 8 3
ten (CTRL - D)
5
11
17
DENDi_N determination
tdis (CTRL - Dreq)
ta (CTRL - D)
twr (CTRL)
Data determination
3
42
twh (Dreq)
20
19
ten (CTRL - Dreq)
tv (CTRL - DendV)
tv (CTRL - D)
40
trec (CTRL)
tdis (CTRL - D)
4
12
6

Related parts for r8a66597