lxt975 Intel Corporation, lxt975 Datasheet - Page 39

• Manufacturer Part Number: lxt975
• Description: Fast Ethernet 10/100 Quad Transceivers
• Manufacturer: Intel Corporation

2.8
2.8.1
2.8.1.1
2.8.1.2
2.8.1.3
2.8.2
Datasheet
1. Bit 23 is shifted out first.
23
T
1
Table 20. LED-DAT Serial Port Bit Assignments
22
R
21
Port 0
L
Operating Requirements
Power Requirements
The LXT974/975 requires four +5V supply inputs (VCC, VCCR, VCCT, and VCCH). These
inputs may be supplied from a single source although decoupling is required to each respective
ground. As a matter of good practice, these supplies should be as clean as possible. Typical
filtering and decoupling are shown in
MII Power Requirements
An additional supply may be used for the MII (VCCMII). The supply may be either +5V or
+3.3V. When the MII supply is 3.3V, MII inputs may not be driven with 5V levels. VCCMII should
be supplied from the same power source used to supply the controller on the other side of the MII
interface. Refer to
Low-Voltage Fault Detect
The LXT974/975 has a low-voltage fault detection function that prevents transmission of invalid
symbols when VCC goes below normal operating levels. This function disables the transmit
outputs when a low- voltage fault on VCC occurs. If this condition happens, bit 20.2 is set High.
Operation is automatically restored when VCC returns to normal.
voltage levels used to detect and clear the low-voltage fault condition.
Power Down Mode
The LXT974/975 goes into Power Down Mode when PWRDWN is asserted. In this mode, all
functions are disabled except the MDIO. The power supply current is significantly reduced. This
mode can be used for energy-efficient applications or for redundant applications where there are
two devices and one is left as a standby. When the LXT974/975 is returned to normal operation,
configuration settings of the MDIO registers are maintained. Refer to
power down specifications.
Clock Requirements
The LXT974/975 requires a constant 25 MHz clock (CLK25M) that must be enabled at all times.
Refer to Test Specifications,
20
D
19
S
18
C
Table 25 on page 51
17
T
16
R
Table 26 on page
Fast Ethernet 10/100 Quad Transceivers — LXT974/LXT975
15
L
Port 1
14
D
Figure 22 on page
for MII I/O characteristics.
13
S
51, for clock timing requirements.
12
C
T R L D S C
46.
Port 2
11 : 6
Table 27 on page 51
Table 23 on page 50
5
T
R
4
Port 3
3
L
D
2
indicates
for
1
S
C
39
0