AD652SW AD [Analog Devices], AD652SW Datasheet
AD652SW
Related parts for AD652SW
AD652SW Summary of contents
Page 1
FEATURES Full-Scale Frequency ( MHz) Set by External System Clock Extremely Low Linearity Error (0.005% max at 1 MHz FS, 0.02% max at 2 MHz FS) No Critical External Components Required Accurate 5 V Reference Voltage Low ...
Page 2
AD652–SPECIFICATIONS Parameter VOLTAGE-TO-FREQUENCY MODE Gain Error f = 200 kHz CLOCK MHz CLOCK MHz CLOCK Gain Temperature Coefficient f = 200 kHz CLOCK MHz CLOCK MHz CLOCK Power ...
Page 3
Parameter OUTPUT STAGE mA) OL OUT <0 <0 –T OL MIN MAX I (Off Leakage) OH Delay Time, Positive Clock Edge to Output Pulse Fall Time (Load = ...
Page 4
AD652 ORDERING GUIDE Gain Drift Specified Part ppm MHz Temperature Package 1 Number 100 kHz Linearity % Range C AD652JP 50 max 0.02 max 0 to +70 AD652KP 25 max 0.005 max 0 to +70 AD652AQ 50 max ...
Page 5
Figure 2. AD652 Block Diagram and System Waveforms Referring to Figure 2, it can ...
Page 6
AD652 The result of this synchronism is that the rate at which data may be extracted from the series bit stream produced by the SVFC is limited. The output pulses are typically counted during a fixed gate interval and the ...
Page 7
Option #4 provides the closest to the ideal transfer function as diagrammed in Figure 8b. Figure 8c shows the effects on the transfer relation of the other three options. In the first case, the slope of the transfer function is ...
Page 8
AD652 adjustment is then accomplished using a 500 Ω series trimmer. See Figures 10a and 10b. When negative input voltages are used, this 500 Ω trimmer will be tied to ground and Pin 6 will be the input pin. This ...
Page 9
DIGITAL GROUND Digital Ground can be at any potential between –V –4 volts). This can be very useful in a system with derived grounds rather than stiff supplies. For example small iso- lated power circuit, often only a ...
Page 10
AD652 In Figure 17 the “+” input is tied to a 1.2 V reference and low level TTL pulses are used as the frequency input. The pulse must be low on the falling edge of the clock. On the subsequent ...
Page 11
Figure 18. Frequency Output Multiplier This 1 MHz full-scale frequency is then used as the clock input to the AD652 SVFC. Since the AD652 full-scale output fre- quency is one-half the clock frequency, the 1 MHz FS clock frequency establishes ...
Page 12
AD652 Figure 22. RS-422 Standard Data Transmission the output with an external transistor. The width of this sync pulse is shorter than the width of the frequency output pulses to facilitate decoding the signal. The RC lag network on the ...
Page 13
SVFC Demultiplexer The demultiplexer needed to separate the combined signals is shown in Figure 23. A phase locked loop drives another four phase clock chip to lock onto the reconstructed clock signal. The sync pulses are distinguished from the data ...
Page 14
AD652 Figure 26. Demultiplexer Frequency-to-Voltage Conversion Analog Signal Reconstruction desired to reconstruct the analog voltages from the multi- plex signal, then three more AD652 SVFC devices are used as frequency-to-voltage converters, as shown in Figure 26. The ...
Page 15
D-flop. The chopper frequency is generated from an AD654 VFC and is frequency divided by two to develop differential drive for the chopper transistors, and to ensure an accurate 50 percent duty cycle. The ...
Page 16
AD652 Figure 30. Delta Modulator lnput Signal and Ramp-Wise Approximation Figure 31. Delta Modulator Input Signal, Ramp-Wise Approximation and Output Frequency Figure 32. Maximum Integrating Cap Value vs. Input Signal Bandwidth BRIDGE TRANSDUCER INTERFACE The circuit of Figure 33 illustrates ...