ST72F324BJ STMICROELECTRONICS [STMicroelectronics], ST72F324BJ Datasheet - Page 114

no-image

ST72F324BJ

Manufacturer Part Number
ST72F324BJ
Description
8-bit MCU, 3.8 to 5.5 V operating range with 8 to 32 Kbyte Flash/ROM, 10-bit ADC, 4 timers, SPI, SCI
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72F324BJ2B6
Manufacturer:
ST
0
Part Number:
ST72F324BJ2T3
Manufacturer:
ST
0
Part Number:
ST72F324BJ2T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST72F324BJ2T6
Manufacturer:
ST
0
Part Number:
ST72F324BJ2TA
Manufacturer:
ST
Quantity:
470
Part Number:
ST72F324BJ2TA
Manufacturer:
ST
0
Part Number:
ST72F324BJ2TAXS
Manufacturer:
STM
Quantity:
5 081
Part Number:
ST72F324BJ4T6
Manufacturer:
ZETEX
Quantity:
4 300
Part Number:
ST72F324BJ4T6
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST72F324BJ4TA
Manufacturer:
ST
Quantity:
750
On-chip peripherals
114/188
Clock deviation causes
The causes which contribute to the total deviation are:
All the deviations of the system should be added and compared to the SCI clock tolerance:
Noise error causes
See also the description of Noise error in
Start bit
The Noise Flag (NF) is set during start bit reception if one of the following conditions occurs:
1.
2.
Therefore, a valid Start bit must satisfy both the above conditions to prevent the Noise Flag
from being set.
Data bits
The Noise Flag (NF) is set during normal data bit reception if the following condition occurs:
During the sampling of 16 samples, if all three samples numbered 8, 9 and10 are not the
same. The majority of the 8th, 9th and 10th samples is considered as the bit value.
Therefore, a valid Data bit must have samples 8, 9 and 10 at the same value to prevent the
Noise Flag from being set.
Figure 60. Bit sampling in Reception mode
A valid falling edge is not detected. A falling edge is considered to be valid if the three
consecutive samples before the falling edge occurs are detected as ‘1’ and, after the
falling edge occurs, during the sampling of the 16 samples, if one of the samples
numbered 3, 5 or 7 is detected as a ‘1’.
During sampling of the 16 samples, if one of the samples numbered 8, 9 or 10 is
detected as a ‘1’.
Sample
clock
RDI line
D
the transmitter is transmitting at a different baud rate).
D
D
during the reception of one complete SCI message assuming that the deviation
has been compensated at the beginning of the message.
D
TRA
QUANT
REC
TCL
: Deviation due to the transmission line (generally due to the transceivers)
: Deviation due to transmitter error (local oscillator error of the transmitter or
: Deviation of the local oscillator of the receiver: This deviation can occur
: Error due to the baud rate quantization of the receiver.
1
2
D
3
TRA
4
+ D
7/16
QUANT
5
6
Receiver on page
+ D
7
sampled values
REC
One bit time
8
+ D
9
TCL
10
< 3.75%
11
108.
12
6/16
7/16
13
14
15
16
ST72324B

Related parts for ST72F324BJ