ssd1329 ETC-unknow, ssd1329 Datasheet - Page 42

no-image

ssd1329

Manufacturer Part Number
ssd1329
Description
128 X 128 Oled Segment / Common Driver With Controller Equips With 16 Gray Scale Levels And 64 Hard Icon Lines
Manufacturer
ETC-unknow
Datasheet
10.16 Set MUX Ratio (A8h)
This double byte command sets multiplex ratio (MUX ratio) from 16MUX to 128MUX. In POR, multiplex
ratio is 128MUX. Please refer to Figure 10-8 and Figure 10-9 for the example of setting different MUX ratio.
10.17 Set Sleep Mode ON/OFF (AEh / AFh)
These single byte commands are used to turn the matrix display on the OLED panel display either ON or OFF.
When the sleep mode is set to ON (AEh), the display is OFF, the segment and common output are in high
impedance state and circuits will be turned OFF. When the sleep mode is set to OFF (AFh), the display is ON.
10.18 Set Phase Length (B1h)
In the second byte of this double command, lower nibble and higher nibble is defined separately. The lower
nibble adjusts the phase length of Reset (phase 1). The higher nibble is used to select the phase length of first
pre-charge phase (phase 2). The phase length is ranged from 1 to 16 DCLK's.
RESET for A[3:0] is set to 3h which means 4 DCLK’s selected for Reset phase. POR for A[7:4] is set to 5h
which means 6 DCLK’s is selected for first pre-charge phase. Please refer to Table 9-1 for detail breakdown
levels of each step.
10.19 Set Frame Frequency (B2h)
This double byte command is used to set the number of DCLK’s per row between the range of 14h and 7Fh.
Then the Frame frequency of the matrix display is equal to DCLK frequency / A[6:0].
10.20 Set Front Clock Divider / Oscillator Frequency (B3h)
This double command is used to set the frequency of the internal display clocks, DCLK's. It is defined by
dividing the oscillator frequency by the divide ratio (Value from 1 to 16). Frame frequency is determined by
divide ratio, number of display clocks per row, MUX ratio and oscillator frequency. The lower nibble of the
second byte is used to select the oscillator frequency. Please refer to Table 9-1 for detail breakdown levels of
each step.
10.21 Set Default Gray Scale Table (B7h)
This single byte command is used to set the gray scale table to initial default setting.
10.22 Look Up Table for Gray Scale Pulse width (B8h)
This command is used to set each individual gray scale level for the display. Except gray scale level GS0 that
has no pre-charge and current drive, each gray scale level is programmed in the length of current drive stage
pulse width with unit of DCLK. The longer the length of the pulse width, the brighter the OLED pixel when
it’s turned ON.
The setting of gray scale table entry can perform gamma correction on OLED panel display. Normally, it is
desired that the brightness response of the panel is linearly proportional to the image data value in display
data RAM. However, the OLED panel is somehow responded in non-linear way. Appropriate gray scale
table setting like example below can compensate this effect.
Solomon Systech
Dec 2005 P 42/58
Rev 1.1
SSD1329

Related parts for ssd1329