CY7C0851V CYPRESS [Cypress Semiconductor], CY7C0851V Datasheet - Page 13

• Manufacturer Part Number: CY7C0851V
• Manufacturer: CYPRESS [Cypress Semiconductor]

IEEE 1149.1 Serial Boundary Scan (JTAG)
The CY7C0851V / CY7C0851AV / CY7C0852V / CY7C0852AV /
CY7C0853V / CY7C0853AV incorporates an IEEE 1149.1 serial
boundary scan
functions in a manner that does not conflict with the operation of
other devices using 1149.1-compliant TAPs. The TAP operates
using JEDEC-standard 3.3 V I/O logic levels. It is composed of
three input connections and one output connection required by
the test logic defined by the standard.
Identification Register Definitions
Scan Registers Sizes
Instruction Identification Codes
Document Number: 38-06070 Rev. *L
Notes
Revision number (31:28)
Cypress device ID (27:12)
Cypress JEDEC ID (11:1)
ID register presence (0)
EXTEST
BYPASS
IDCODE
HIGHZ
CLAMP
SAMPLE/PRELOAD
NBSRST
RESERVED
17. Boundary scan is IEEE 1149.1-compatible. See “Performing a Pause/Restart” for deviation from strict 1149.1 compliance.
18. See details in the device BSDL files.
Instruction
Instruction Field
[17]
test access port (TAP). The TAP controller
Register Name
Boundary Scan
Identification
All other codes
Instruction
Bypass
Code
0000
0100
1000
1100
1011
0111
1111
C001h
C002h
Value
034h
0h
1
Captures the Input/Output ring contents. Places the BSR between the TDI and TDO.
Places the BYR between TDI and TDO.
Loads the IDR with the vendor ID code and places the register between TDI and TDO.
Places BYR between TDI and TDO. Forces all CY7C0851AV / CY7C0852AV /
CY7C0853AV output drivers to a High Z state.
Controls boundary to 1/0. Places BYR between TDI and TDO.
Captures the input/output ring contents. Places BSR between TDI and TDO.
Resets the non-boundary scan logic. Places BYR between TDI and TDO.
Other combinations are reserved. Do not use other than the above.
Reserved for version number.
Defines Cypress part number for the CY7C0851V/CY7C0851AV
Defines Cypress part number for the CY7C0852V/CY7C0852AV and
CY7C0853V/CY7C0853AV
Allows unique identification of the DP family device vendor.
Indicates the presence of an ID register.
Performing a TAP Reset
A reset is performed by forcing TMS HIGH (V
edges of TCK. This reset does not affect the operation of the
devices, and may be performed while the devices are operating.
An MRST must be performed on the devices after power-up.
Performing a Pause/Restart
When a SHIFT-DR PAUSE-DR SHIFT-DR is performed the scan
chain outputs the next bit in the chain twice. For example, if the
value expected from the chain is 1010101, the device outputs a
11010101. This extra bit causes some testers to report an
erroneous failure for the devices in a scan test. Therefore the
tester should be configured to never enter the PAUSE-DR state.
Description
Description
CY7C0851V/CY7C0851AV
CY7C0852V/CY7C0852AV
CY7C0853V/CY7C0853AV
Bit Size
n
32
[18]
4
1
DD
) for five rising
Page 13 of 39