MT44K16M36 MICRON [Micron Technology], MT44K16M36 Datasheet - Page 18

no-image

MT44K16M36

Manufacturer Part Number
MT44K16M36
Description
576Mb: x18, x36 RLDRAM 3
Manufacturer
MICRON [Micron Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT44K16M36PA-093:A
Manufacturer:
MICRON
Quantity:
4 000
Part Number:
MT44K16M36PA-093E:A
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
MT44K16M36RB-083F:B
Manufacturer:
MICRON
Quantity:
4 000
Part Number:
MT44K16M36RB-093 ES:A
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
MT44K16M36RB-093 IT:A
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
MT44K16M36RB-093:A
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT44K16M36RB-093:A
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
MT44K16M36RB-093E ES:A
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
MT44K16M36RB-093E IT ES:A
Manufacturer:
MICRON
Quantity:
4 000
Part Number:
MT44K16M36RB-093E:B
Manufacturer:
MICRON
Quantity:
4 000
Part Number:
MT44K16M36RB-107E IT:B
Manufacturer:
MICRON
Quantity:
4 000
Part Number:
MT44K16M36RB-125:A
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Table 4: I
Notes 1–6 apply to the entire table
Description
Distributed
refresh cur-
rent
Multibank re-
fresh current:
4 bank re-
fresh
Operating
burst write
current : BL2
Operating
burst write
current : BL4
Operating
burst write
current :BL8
Multibank
write current:
Dual bank
write
DD
Operating Conditions and Maximum Limits (Continued)
Condition
Single bank refresh using Bank Ad-
dress Control AREF protocol; Se-
quential bank access every 0.489μs;
DQs are High-Z and at V
dresses are at V
Quad bank refresh using Multi-
bank AREF protocol; BL = 4; Cyclic
bank access; Subject to
t
Z and at V
are at V
BL = 2; Cyclic bank access; Half of
address bits change every clock cy-
cle; Continuous data; Measure-
ment is taken during continuous
WRITE
BL = 4; Cyclic bank access; Half of
address bits change every two
clock cycles; Continuous data;
Measurement is taken during con-
tinuous WRITE
BL = 8; Cyclic bank access; Half of
address bits change every four
clock cycles; Continuous data;
Measurement is taken during con-
tinuous WRITE
BL = 4; Cyclic bank access using Du-
al Bank WRITE; Half of address bits
change every two clock cycles; Con-
tinuous data; Measurement is tak-
en during continuous WRITE
MMD specifications; DQs are High-
DDQ
DDQ
/2
/2; Bank addresses
DDQ
/2
t
SAW and
DDQ
/2; Ad-
I
I
MBREF4
MBREF4
I
I
I
I
I
I
I
I
I
I
DD2W
DD2W
DD4W
DD4W
DD8W
DD8W
DBWR
DBWR
REF2
REF2
I
MBREF4
I
I
I
I
I
DD2W
DD4W
DD8W
DBWR
REF2
Symbol
(V
(V
(V
(V
(V
(V
(V
(V
(V
(V
(V
(V
(V
DD
DD
(V
(V
(V
(V
DD
DD
DD
DD
DD
DD
DD
DD
(V
DD
DD
EXT
) x18
) x36
EXT
EXT
EXT
EXT
) x18
) x36
EXT
) x18
) x36
) x18
) x36
) x18
) x36
) x18
) x36
)
)
)
)
)
)
-093E
1965
2155
2110
2290
1730
1815
1475
2305
2400
855
875
130
NA
30
80
55
45
80
-093
1965
2155
2110
2290
1730
1815
1475
2305
2400
855
875
130
NA
30
80
55
45
80
-107E
1895
1915
1910
2070
1590
1665
1335
2170
2250
800
815
115
NA
30
75
55
40
75
-107
1895
1915
1910
2070
1590
1665
1335
2170
2250
800
815
115
NA
30
75
55
40
75
-125E
1650
1665
1665
1805
1395
1460
1190
1885
1960
710
725
105
NA
30
70
50
40
70
-125
1650
1665
1665
1805
1395
1460
1190
1885
1960
710
725
105
NA
30
70
50
40
70
Units
mA
mA
mA
mA
mA
mA
Notes

Related parts for MT44K16M36