PIC12F1822 MICROCHIP [Microchip Technology], PIC12F1822 Datasheet - Page 251

no-image

PIC12F1822

Manufacturer Part Number
PIC12F1822
Description
8/14-Pin Flash Microcontrollers with nanoWatt XLP Technology
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC12F1822-E/SN
Manufacturer:
ABILIS
Quantity:
15 400
Part Number:
PIC12F1822-E/SN
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC12F1822-E/SN
0
Part Number:
PIC12F1822-I/MF
Manufacturer:
ALLEGRO
Quantity:
1 001
Part Number:
PIC12F1822-I/MF
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC12F1822-I/P
Manufacturer:
MICROCHIP
Quantity:
1 200
Part Number:
PIC12F1822-I/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC12F1822-I/SN
Manufacturer:
MICROCHIP
Quantity:
4 500
Part Number:
PIC12F1822-I/SN
Manufacturer:
MICROCHI
Quantity:
1 700
Part Number:
PIC12F1822-I/SN
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC12F1822-I/SN
0
Company:
Part Number:
PIC12F1822-I/SN
Quantity:
30 000
Part Number:
PIC12F1822T-I/MF
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC12F1822T-I/SN
0
24.5.4
This section describes a standard sequence of events
for the MSSP1 module configured as an I
10-bit Addressing mode.
Figure 24-19 is used as a visual reference for this
description.
This is a step by step process of what must be done by
slave software to accomplish I
1.
2.
3.
4.
5.
6.
7.
8.
9.
10. Slave clears SSP1IF.
11. Slave reads the received matching address
12. Slave loads high address into SSP1ADD.
13. Master clocks a data byte to the slave and
14. If SEN bit of SSP1CON2 is set, CKP is cleared
15. Slave clears SSP1IF.
16. Slave reads the received byte from SSP1BUF
17. If SEN is set the slave sets CKP to release the
18. Steps 13-17 repeat for each received byte.
19. Master sends Stop to end the transmission.
 2010 Microchip Technology Inc.
Note: Updates to the SSP1ADD register are not
Note: If the low address does not match, SSP1IF
Bus starts Idle.
Master
SSP1STAT is set; SSP1IF is set if inter-
rupt-on-Start detect is enabled.
Master sends matching high address with R/W
bit clear; UA bit of the SSP1STAT register is set.
Slave sends ACK and SSP1IF is set.
Software clears the SSP1IF bit.
Software
SSP1BUF clearing the BF flag.
Slave loads low address into SSP1ADD,
releasing SCL.
Master sends matching low address byte to the
Slave; UA bit is set.
Slave sends ACK and SSP1IF is set.
from SSP1BUF clearing BF.
clocks out the slaves ACK on the 9th SCL pulse;
SSP1IF is set.
by hardware and the clock is stretched.
clearing BF.
SCL.
SLAVE MODE 10-BIT ADDRESS
RECEPTION
allowed until after the ACK sequence.
and UA are still set so that the slave software
can set SSP1ADD back to the high address.
BF is not set because there is no match.
CKP is unaffected.
sends
reads
Start
received
condition;
2
C communication.
address
S
2
C Slave in
bit
PIC12F/LF1822/16F/LF1823
from
of
Preliminary
24.5.5
Reception using 10-bit addressing with AHEN or
DHEN set is the same as with 7-bit modes. The only
difference is the need to update the SSP1ADD register
using the UA bit. All functionality, specifically when the
CKP bit is cleared and SCL line is held low are the
same. Figure 24-20 can be used as a reference of a
slave in 10-bit addressing with AHEN set.
Figure 24-21 shows a standard waveform for a slave
transmitter in 10-bit Addressing mode.
10-BIT ADDRESSING WITH ADDRESS OR
DATA HOLD
DS41413A-page 251

Related parts for PIC12F1822