LAN91C100-FD-SS SMSC [SMSC Corporation], LAN91C100-FD-SS Datasheet - Page 29

• Manufacturer Part Number: LAN91C100-FD-SS
• Description: FEAST Fast Ethernet Controller with Full Duplex Capability
• Manufacturer: SMSC [SMSC Corporation]

Note 2: When using the RESET TX FIFOS command, the CPU is responsible for releasing the memory associated with
Note 3: MMU commands releasing memory (commands 4 and 5) should only be issued if the corresponding packet
COMMAND SEQUENCING
A second allocate command (command 1) should not be issued until the present one has completed. Completion is
determined by reading the FAILED bit of the allocation result register or through the allocation interrupt.
A second release command (commands 4, 5) should not be issued if the previous one is still being processed. The BUSY
bit indicates that a release command is in progress. After issuing command 5, the contents of the PNR should not be
changed until BUSY goes low. After issuing command 4, command 3 should not be issued until BUSY goes low.
BUSY BIT - Readable at bit 0 of the MMU command register address. When set indicates that MMU is still processing a
release command. When clear, MMU has already completed last release command. BUSY and FAILED bits are set upon
the trailing edge of command.
BANK 2
PACKET NUMBER AT TX AREA - The value written into this register determines which packet number is accessible
through the TX area. Some MMU commands use the number stored in this register as the packet number parameter. This
register is cleared by a RESET or a RESET MMU Command.
This register is updated upon an ALLOCATE MEMORY MMU command.
FAILED - A zero indicates a successful allocation completion. If the allocation fails the bit is set and only cleared when the
pending allocation is satisfied. Defaults high upon reset and reset MMU command. For polling purposes, the ALLOC_INT
in the Interrupt Status Register should be used because it is synchronized to the read operation. Sequence:
ALLOCATED PACKET NUMBER - Packet number associated with the last memory allocation request. The value is only
valid if the FAILED bit is clear.
Note: For software compatibility with future versions, the value read from the ARR after an allocation request is intended to
be written into the PNR as is, without masking higher bits (provided FAILED = 0).
SMSC DS – LAN91C100FD REV. B
1) Allocate Command
2) Poll ALLOC_INT bit until set
3) Read Allocation Result Register
FAILED
outstanding packets, or re-enqueuing them. Packet numbers in the completion FIFO can be read via the FIFO
ports register before issuing the command.
number has memory allocated to it.
OFFSET
OFFSET
0
0
1
2
3
0
0
0
0
ALLOCATION RESULT REGISTER
PACKET NUMBER REGISTER
0
0
NAME
NAME
0
0
Page 29
ALLOCATED PACKET NUMBER
PACKET NUMBER AT TX AREA
0
0
READ/WRITE
READ ONLY
TYPE
TYPE
0
0
0
0
SYMBOL
SYMBOL
PNR
ARR
0
0
Rev. 01-20-06