HD6433640 HITACHI [Hitachi Semiconductor], HD6433640 Datasheet - Page 306

• Manufacturer Part Number: HD6433640
• Description: H8/3644 Series Hardware Manual
• Manufacturer: HITACHI [Hitachi Semiconductor]

Bit 3—Stop Bit Length (STOP): Bit 3 selects 1 bit or 2 bits as the stop bit length is asynchronous
mode. The STOP bit setting is only valid in asynchronous mode. When synchronous mode is
selected the STOP bit setting is invalid since stop bits are not added.
Bit 3: STOP
0
1
Notes: 1. In transmission, a single 1 bit (stop bit) is added at the end of a transmit character.
In reception, only the first of the received stop bits is checked, irrespective of the STOP bit setting.
If the second stop bit is 1 it is treated as a stop bit, but if 0, it is treated as the start bit of the next
transmit character.
Bit 2—Multiprocessor Mode (MP): Bit 2 enables or disables the multiprocessor communication
function. When the multiprocessor communication function is enabled, the parity settings in the
PE and PM bits are invalid. The MP bit setting is only valid in asynchronous mode. When
synchronous mode is selected the MP bit should be set to 0. For details on the multiprocessor
communication function, see 10.3.6.
Bit 2: MP
0
1
Bits 1 and 0—Clock Select 1, 0 (CKS1, CKS0): Bits 1 and 0 choose
clock source for the baud rate generator.
For the relation between the clock source, bit rate register setting, and baud rate, see Bit Rate
Register (BRR).
Bit 1: CKS1
0
1
300
2. In transmission, two 1 bits (stop bits) are added at the end of a transmit character.
Bit 0: CKS0
0
1
0
1
Description
1 stop bit
2 stop bits
Description
Multiprocessor communication function disabled
Multiprocessor communication function enabled
*
1
*
2
Description
ø clock
ø/4 clock
ø/16 clock
ø/16 clock
ø
/64,
ø
/16,
ø
/4, or
(initial value)
(initial value)
(initial value)
ø
as the