AT32UC3L064-D3HES ATMEL [ATMEL Corporation], AT32UC3L064-D3HES Datasheet - Page 84
AT32UC3L064-D3HES
Manufacturer Part Number
AT32UC3L064-D3HES
Description
Manufacturer
ATMEL [ATMEL Corporation]
Datasheet
1.AT32UC3L064-D3HES.pdf
(830 pages)
- Current page: 84 of 830
- Download datasheet (11Mb)
9.5.4.1
9.5.5
32099D–06/2010
Interrupts
Operation example
Figure 9-2
als, and a SAU with multiple channels and an Unlock Register (UR). Imagine that the MPU
has been set up to disallow all accesses from the CPU to the grey modules. Thus the CPU has
no way of accessing for example the Transmit Holding register in the UART, present on
address X on the bus. Note that the SAU RTRs are not protected by the MPU, thus the RTRs
can be accessed. If for example RTR0 is configured to point to address X, an access to RTR0
will be remapped by the SAU to address X according to the algorithm presented above. By
programming the SAU RTRs, specific addresses in modules that have generally been pro-
tected by the MPU can be performed.
Figure 9-2.
The SAU can generate an interrupt request to signal different events. All events that can gen-
erate an interrupt request have dedicated bits in the Status Register (SR). An interrupt request
will be generated if the corresponding bit in the Interrupt Mask Register (IMR) is set. Bits in
IMR are set by writing a one to the corresponding bit in the Interrupt Enable Register (IER),
and cleared by writing a one to the corresponding bit in the Interrupt Disable Register (IDR).
The interrupt request remains active until the corresponding bit in SR is cleared by writing a
one to the corresponding bit in the Interrupt Clear Register (ICR).
The following SR bits are used for signalling the result of SAU accesses:
• RTR Address Error (RTRADR) is set if an illegal address is written to the RTRs. Only
• Master Interface Bus Error (MBERROR) is set if any of the conditions listed in
addresses in the range 0xFFFC0000-0xFFFFFFFF are allowed.
occurred.
CHANNEL
shows a typical memory map, consisting of some memories, some simple peripher-
CONFIG
UART
SAU
SAU
Example Memory Map for a System with SAU
Transmit Holding
Receive Holding
Channel 1
Baudrate
Control
RTR62
RTR1
RTR0
UR
AT32UC3L016/32/64
Address X
Address Z
Section 9.5.7
84
Related parts for AT32UC3L064-D3HES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Atmel CryptoMemory
Manufacturer:
ATMEL [ATMEL Corporation]
Datasheet:
Part Number:
Description:
Atmel CryptoMemory
Manufacturer:
ATMEL [ATMEL Corporation]
Datasheet:
Part Number:
Description:
Atmel CryptoMemory, 16Kbit
Manufacturer:
ATMEL [ATMEL Corporation]
Datasheet:
Part Number:
Description:
8-bit Atmel Microcontrollers
Manufacturer:
ATMEL [ATMEL Corporation]
Datasheet:
Part Number:
Description:
8-bit Atmel Microcontroller with 64K/128K/256K Bytes In-System Programmable Flash
Manufacturer:
ATMEL [ATMEL Corporation]
Datasheet:
Part Number:
Description:
8-bit Atmel Microcontroller with 16/32/64/128K Bytes In-System Programmable Flash
Manufacturer:
ATMEL [ATMEL Corporation]
Datasheet:
Part Number:
Description:
8-bit Atmel Microcontroller with 16/32/64K Bytes In-System Programmable Programmable
Manufacturer:
ATMEL [ATMEL Corporation]
Datasheet:
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet: