M37754 Mitsubishi, M37754 Datasheet - Page 43
![no-image](/images/manufacturer_photos/0/4/451/mitsubishi_sml.jpg)
M37754
Manufacturer Part Number
M37754
Description
SINGLE-CHIP 16BIT CMOS MICROCOMPUTER
Manufacturer
Mitsubishi
Datasheet
1.M37754.pdf
(114 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M37754S4CGP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Fig. 49 Bit configuration of waveform output mode register in pulse
7
Note : Only when bit 5 of the particular function select register 1
6
output port mode
5
(in Fig. 15) is set to “1”, this register’s contents can be
changed from the status after reset (in Fig.76).
4
3
2
1
0
Waveform output mode register 1A
Waveform output select bits
000 : Parallel port
001 : RTP1 selected
010 : RTP0 selected
011 : In pulse mode 0
Polarity select bit
Pulse width modulation select bit 0
(Valid for RTP1 in pulse mode 0;
Pulse width modulation select bit 1*
(Valid in pulse mode 1)
* when selecting pulse mode 0, fix
Waveform output control bit 0
Waveform output control bit 1
(Valid for RTP0 in pulse mode 0)
Valid for RTP1, RTP0
pulse mode 1)
this bit to “0”.
0 : Positive polarity
1 : Negative polarity
0 : No modulation by timer A2
1 : Modulation by timer A2
0 : Modulation by timer A2
1 : Modulation for RTP0
0 : In pulse mode 0
1 : In pulse mode 0
0 : In pulse mode 0
1 : In pulse mode 0
In pulse mode 1
In pulse mode 1
In pulse mode 1
by timer A2
Modulation for RTP1
by timer A3
Modulation for RTP1
by timer A4
In pulse mode 1
In pulse mode 1
(Valid in pulse mode 0)
(Valid in pulse mode 0)
RTP1 and RTP0 selected
RTP1, RTP0
RTP0
Disable RTP1 waveform output
Disable RTP1, RTP0
waveform output
Enable RTP1 waveform output
Enable RTP1, RTP0
Disable RTP0 waveform output
Disable RTP0
output
Enable RTP0 waveform output
Enable RTP0
output
waveform output
1
, RTP0
3
, RTP0
0
1
1
, RTP0
, RTP0
selected
3
, RTP0
3
1
3
3
2
3
M37754M8C-XXXGP, M37754M8C-XXXHP
, RTP0
, RTP1
, RTP1
0
, RTP0
,
, RTP0
0
waveform
waveform
Address
2
in
2
0
2
2
2
16
Fig. 50 Bit configuration of timer A1 and A0 mode registers in pulse
Pulse mode 0
This mode divides a pulse output port into 4 bits and 4 bits and indi-
vidually controls them.
When setting the pulse output mode select bit to “0”, and setting bits
2 and 1 to “0” and bit 0 to “1” of the waveform output select bits, four
of RTP1
ports with RTP1 selected.
When setting the pulse output mode select bit to “0”, and setting bits
2 and 0 to “0” and bit 1 to “1” of the waveform output select bits, four
of RTP0
with RTP0 selected.
When setting the pulse output mode select bit to “0”, and setting bit
2 to “0” and bits 1 and 0 to “1” of the waveform output select bits,
the following two groups become the pulse output ports with RTP1
and RTP0 selected:
•Four of RTP1
•Four of RTP0
Each time the contents of timer A1 counter become 0000
contents of pulse output data register 1 (low-order 4 bits at address
1C
from ports.
Each time the contents of timer A0 counter become 0000
contents of pulse output data register 0 (low-order 4 bits at address
1D
from ports.
When writing “0” to the specified bit of pulse output data register, “L”
level is output from the pulse output port when the contents of cor-
responding timer counter become 0000
level is output from the pulse output port.
M37754S4CGP, M37754S4CHP
16
16
7
) corresponding to RTP1
) corresponding to RTP0
6
output port mode
3
3
5
0
, RTP0
, RTP1
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
4
0
3
3
, RTP1
3
, RTP0
2
2
, RTP0
, RTP1
2
1
1
0
MITSUBISHI MICROCOMPUTERS
2
2
, RTP1
, RTP0
0
0
1
1
, RTP0
, and RTP1
Timer A0 mode register
Timer A1 mode register
100 : Fix to “100” in pulse output port mode
Clock source select bit
3
3
00 : Fix to “00” in pulse output port mode
00 : Pf
01 : Pf
10 : Pf
11 : Pf
1
1
, RTP1
, RTP0
, RTP1
, RTP0
: Not used in pulse output port mode
0
become the pulse output ports
2
16
64
512
selected
selected
selected
2
2
0
0
0
selected
16
, RTP1
, RTP0
.
become the pulse output
; when writing “1” to it, “H”
1
1
, RTP1
, RTP0
Address
56
57
16
16
0
0
are output
are output
16
16
, the
, the
43