GS816218 GSI [GSI Technology], GS816218 Datasheet - Page 10

no-image

GS816218

Manufacturer Part Number
GS816218
Description
1M x 18, 512K x 36 18Mb S/DCD Sync Burst SRAMs
Manufacturer
GSI [GSI Technology]
Datasheet
Notes:
1.
2.
3.
Rev: 1.0 9/2004
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of G.
Use of “Dummy Reads” (Read Cycles with G High) may be used to make the transition from read cycles to write cycles without passing
through a Deselect cycle. Dummy Read cycles increment the address counter just like normal read cycles.
Transitions shown in grey tone assume G has been pulsed high long enough to turn the RAM’s drivers off and for incoming data to meet
Data Input Set Up Time.
X
X
CW
First Write
Burst Write
Simplified State Diagram with G
W
W
CW
10/31
W
CR
R
CR
R
Deselect
X
CW
W
CW
W
R
CR
First Read
Burst Read
R
R
CR
X
X
© 2004, GSI Technology
GS816218/36BB
Preliminary

Related parts for GS816218