ZL50018 ZARLINK [Zarlink Semiconductor Inc], ZL50018 Datasheet - Page 10
![no-image](/images/no-image-200.jpg)
ZL50018
Manufacturer Part Number
ZL50018
Description
2 K Digital Switch with Enhanced Stratum 3 DPLL
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet
1.ZL50018.pdf
(136 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ZL50018GA
Manufacturer:
ZARLINK
Quantity:
5
Company:
Part Number:
ZL50018GAG2
Manufacturer:
TECCOR
Quantity:
5 600
Company:
Part Number:
ZL50018QCG1
Manufacturer:
ZARLINK
Quantity:
201
Company:
Part Number:
ZL50018QCG1
Manufacturer:
ZARLINK
Quantity:
81
Changes Summary
The following table captures the changes from the October 2004 issue.
39, 76, 77
39, 40
42, 45
72
75
76
74
Page
Section 12.1, “DPLL Timing Modes“ on
page 39
RCCR Register bits “FDM1 - 0” on page 76
RCSR Register bits “DPM1 - 0” on page 77
Section 12.1.3.1, “Automatic Reference
Switching Without Preferences“ on page 39
and Section 12.1.3.2, “Automatic
Reference Switching With Preference“ on
page 40
Section 12.1.4, “Freerun Mode“ on page
42, and Section 15.4, “Fast Locking Mode“
on page 45
Table 36, Lock Detector Threshold
Register (LDTR) Bits
Table 39, “Bandwidth Control Register
(BWCR) Bits” Note 3.
Table 40, “Reference Change Control
Register (RCCR) Bits” Bits “PRS1 - 0“ and
Bits “PMS2 - 0“
Table 40, “Reference Change Control
Register (RCCR) Bits”, Bits “FDM1 - 0“
Item
Zarlink Semiconductor Inc.
ZL50018
10
•
•
•
•
•
•
•
The on-chip DPLL’s normal, holdover, automatic,
and freerun modes are now collectively referred
to as DPLL timing modes instead of operation
modes. This change is to avoid confusion with
the two main device operating modes; the
master and slave modes.
Section 12.1.3.1 and Section 12.1.3.2 added to
clarify the DPLL’s automatic reference switching
with and without preference operations in
Automatic Timing Mode.
Added description to specify that the device
should not be in freerun and fast lock modes
simultaneously. This is important in order to
avoid incorrect output frame pulse generation.
Clarified threshold calculations.
Added a table footnote to specify that the
DPLL’s fastlock and freerun modes should not
be set simultaneously.
Added description to clarify that only two
consecutive references can be used in
automatic timing mode with a preferred
reference.
Added description to specify the device should
not be in freerun and fast lock modes
simultaneously.
Change
Data Sheet