AM79C971KCW AMD [Advanced Micro Devices], AM79C971KCW Datasheet - Page 25
![no-image](/images/no-image-200.jpg)
AM79C971KCW
Manufacturer Part Number
AM79C971KCW
Description
Manufacturer
AMD [Advanced Micro Devices]
Datasheet
1.AM79C971KCW.pdf
(265 pages)
- Current page: 25 of 265
- Download datasheet (3Mb)
If the MII port is not selected, the RX_DV pin can be left
floating.
RX_ER
Receive Error
RX_ER is an input that indicates that the MII trans-
ceiver device has detected a coding error in the receive
frame currently being transferred on the RXD[3:0] pins.
When RX_ER is asserted while RX_DV is asserted, a
CRC error will be indicated in the receive descriptor for
the incoming receive frame. RX_ER is ignored while
RX_DV is deasserted. Special code groups generated
on RXD while RX_DV is deasserted are ignored (e.g.,
Bad SSD in TX and IDLE in T4). RX_ER transitions are
synchronous to RX_CLK rising edges.
Note: The RX_ER pin is multiplexed with the RXDAT
pin.
When RST is active, RX_ER is an input for NAND tree
testing.
If the MII port is not selected, the RX_ER pin can be left
floating.
MDC
Management Data Clock
MDC is a non-continuous clock output that provides a
timing reference for bits on the MDIO pin. During MII
management port operations, MDC runs at a nominal
frequency of 2.5 MHz. When no management opera-
tions are in progress, MDC is driven LOW. The MDC is
derived from the external 20-MHz crystal.
If the MII port is not selected, the MDC pin can be left
floating.
MDIO
Management Data I/O
MDIO is the bidirectional MII management port data
pin. MDIO is an output during the header portion of the
management frame transfers and during the data por-
tions of write transfers. MDIO is an input during the
data portions of read data transfers. When an operation
is not in progress on the management port, MDIO is not
driven. MDIO transitions from the Am79C971 controller
are synchronous to MDC Falling edges.
If the PHY is attached through an MII physical connec-
tor, then the MDIO pin should be externally pulled down
to V
board, then the MDIO pin should be externally pulled
up to V
When RST is active, MDIO is an input for NAND tree
testing.
SS
CC
with a 10-k
with a 10-k
5% resistor. If the PHY is on
5% resistor
Input/Output
Output
Input
Am79C971
Attachment Unit Interface
CI
Collision In
CI is a differential input pair signaling the Am79C971
controller that a collision has been detected on the net-
work media, indicated by the CI inputs being driven
with a 10-MHz pattern of sufficient amplitude and pulse
width to meet ISO 8802-3 (IEEE/ANSI 802.3) stan-
dards. CI operates at pseudo ECL levels.
If the CI
gether.
DI
Data In
DI is a differential input pair to the Am79C971 control-
ler carrying Manchester encoded data from the net-
work. DI operates at pseudo ECL levels.
If the DI pins are not used, they should be tied to-
gether.
DO
Data Out
DO is a differential output pair from the Am79C971
controller for transmitting Manchester encoded data to
the network. DO operates at pseudo ECL levels.
If the AUI is not used, DO should be left floating for
minimum power consumption.
10BASE-T Interface
RXD
10BASE-T Receive Data
RXD are 10BASE-T port differential receivers. If the
10BASE-T interface is not used in a design, RXD+ and
RXD- should be connected to each other.
TXD
10BASE-T Transmit Data
TXD are 10BASE-T port differential drivers.
TXP
10BASE-T Pre-Distortion Control
These outputs provide transmit pre-distortion control in
conjunction with the 10BASE-T port differential drivers.
General Purpose Serial Interface
CLSN
Collision
CLSN is an input that indicates a collision has occurred
on the network.
Note: The CLSN pin is multiplexed with the COL pin.
When RST is active, CLSN is an input for NAND tree
testing.
pins are not used, they should be tied to-
Output
Output
Output
Input
Input
Input
Input
25
Related parts for AM79C971KCW
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![AMD-751AC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
AMD-751ACAMD-751-TM System Controller Revision Guide
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-751](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
AMD-751AMD-751-TM System Controller Revision Guide
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-X5-133SFZ](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
AMD-X5-133SFZAm5X86? Microprocessor Family
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-8131BLC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
Hyper Transport PCI-X Tunnel
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-8111AC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
HyperTransport I/O Hub
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-640AC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
System Controller
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-K6](/images/no-image3.png)
Part Number:
Description:
AMD-K6 Processor
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet:
![AMD-K6-2E/400AFR](/images/no-image3.png)
Part Number:
Description:
AMD-K6™-2E Embedded Processor
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet:
![AMD-8132BLCT](/images/manufacturer_photos/0/0/44/amd__advanced_micro_devices__tmb.jpg)
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet:
![AMD-K6-IIIE+550ACR](/images/manufacturer_photos/0/0/44/amd__advanced_micro_devices__tmb.jpg)
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet:
![AMD-766AC](/images/no-image3.png)
Part Number:
Description:
Peripheral Bus Controller
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet: