T-8110L AGERE [Agere Systems], T-8110L Datasheet - Page 32
T-8110L
Manufacturer Part Number
T-8110L
Description
Manufacturer
AGERE [Agere Systems]
Datasheet
1.T-8110L.pdf
(164 pages)
- Current page: 32 of 164
- Download datasheet (3Mb)
Ambassador T8110L H.100/H.110 Switch
5 Operating Control and Status
5.1 Control Registers
Table 17. Master Output Enable Register
5.1.3 Connection Control—Data Memory Selector Register
The data memory mode select register MSbit controls subrate switching enable. The lower 7 bits control the
T8110L data memory switching configuration. For more details, see Section 12.2.1.2 on page 116.
There are three data memory configurations as outlined below:
1. 4k single-buffered switch. Standard H-bus/L-bus switching only, up to 4096 simplex connections, all connections
2. 2k double-buffered switch. Standard H-bus/L-bus switching only, up to 2048 simplex connections, all connec-
3. 2k single-buffered switch + 1k double-buffered switch. Standard H-bus/L-bus switching only, up to 2048 simplex
Table 18. Data Memory Mode Select Register
32
Address
0x00105 Data Memory Mode
Address
0x00103 Master Enable
are minimum delay due to single-buffer configuration.
tions are programmable for minimum or constant delay via the double-buffer configuration.
minimum delay connections (single buffer) and up to 1024 simplex minimum or constant delay connections
(double buffer).
Byte
Byte
Select
Name
Name
(continued)
Bit(s) Mnemonic
7
6
5
4
3
2
1
0
Bit(s) Mnemonic
6:0
Reserved
7
FGREB
HCKEB
HDBEB
LCKEB
LDBEB
AIOEB
GPIEB
(continued)
DMMSP
GSREB
Value
0
1
0
0
1
0
1
0
1
0
1
0
1
0
1
100 0000
010 0000
011 0000
Value
0
1
Individual enables via bits [6:0] (default).
Enable all (same as bits [6:0] = 1111111).
NOP.
Disable FGIO (default).
Enable FGIO.
Disable GPIO (default).
Enable GPIO.
Disable H-bus clocks (default).
Enable H-bus clocks.
Disable H-bus data streams (default).
Enable H-bus data streams.
Disable L-bus clocks, L_SC, FG (default).
Enable L-bus clocks.
Disable L-bus data streams (default).
Enable L-bus data streams.
Disable subrate switching (default).
Enable subrate switching.
4k single-buffer switch (default).
2k double-buffer switch.
2k single-buffer, 1k double-buffer switch.
Function
Function
Agere Systems Inc.
February 2004
Related parts for T-8110L
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Inverter Transformer
Manufacturer:
RHOMBUS-IND [Rhombus Industries Inc.]
Datasheet:
Part Number:
Description:
Power Modules DC/DC Converters
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Quad differential driver. Intern. term. none. Surge-protection no.
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
InGaAs Avalanche Photodetector
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Ringing Access Switch
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Quad differential receiver
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
ORCA feild-programmable gate array. Voltage 3.3 V.
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Quad differential driver. Intern. term. none. Surge-protection no.
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Quad Differential Line Receivers
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
4096-channel, 32-highway time-slot interchager
Manufacturer:
Agere Systems
Datasheet: