GS820H32Q-4I GSI [GSI Technology], GS820H32Q-4I Datasheet - Page 8
![no-image](/images/no-image-200.jpg)
GS820H32Q-4I
Manufacturer Part Number
GS820H32Q-4I
Description
64K x 32 2M Synchronous Burst SRAM
Manufacturer
GSI [GSI Technology]
Datasheet
1.GS820H32Q-4I.pdf
(23 pages)
Notes:
1.
2.
3.
Rev: 1.03 2/2000
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Simplified State Diagram with G
The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of G.
Use of “Dummy Reads” (Read Cycles with G High) may be used to make the transition from Read cycles to Write cycles without passing
through a Deselect cycle. Dummy Read cycles increment the address counter just like normal Read cycles.
Transitions shown in grey tone assume G has been pulsed high long enough to turn the RAM’s drivers off and for incoming data to meet
Data Input Set Up Time.
X
X
CW
First Write
Burst Write
W
W
CW
8/23
W
CR
R
CR
R
Deselect
X
CW
W
CW
W
R
GS820H32T/Q-150/138/133/117/100/66
CR
First Read
Burst Read
R
R
CR
X
X
© 1999, Giga Semiconductor, Inc.
D