H5PS1G63EFR HYNIX [Hynix Semiconductor], H5PS1G63EFR Datasheet - Page 22

no-image

H5PS1G63EFR

Manufacturer Part Number
H5PS1G63EFR
Description
1Gb DDR2 SDRAM
Manufacturer
HYNIX [Hynix Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
H5PS1G63EFR
Manufacturer:
HYNIX
Quantity:
9 500
Part Number:
H5PS1G63EFR
Manufacturer:
HYNIX/海力士
Quantity:
20 000
Part Number:
H5PS1G63EFR-20L
Manufacturer:
HYNIX
Quantity:
5 520
Part Number:
H5PS1G63EFR-20L
Manufacturer:
NITROX
Quantity:
28
Part Number:
H5PS1G63EFR-20L
Manufacturer:
HYNIX/海力士
Quantity:
20 000
Company:
Part Number:
H5PS1G63EFR-20L
Quantity:
1 300
Part Number:
H5PS1G63EFR-25C
Manufacturer:
Hynix
Quantity:
450
Part Number:
H5PS1G63EFR-G7C
Manufacturer:
HYNIX
Quantity:
9 500
Part Number:
H5PS1G63EFR-G7C
Manufacturer:
SKHYNIX
Quantity:
20 000
Company:
Part Number:
H5PS1G63EFR-G7C
Quantity:
19
Part Number:
H5PS1G63EFR-G7C-C
Manufacturer:
HYNIX/海力士
Quantity:
20 000
Part Number:
H5PS1G63EFR-S5C
Manufacturer:
HYNIX/海力士
Quantity:
20 000
Company:
Part Number:
H5PS1G63EFR-S5C
Quantity:
3 200
Rev. 0.4 / Nov 2008
Timing Parameters by Speed Grade
DQ output access time from CK/CK
DQS output access time from CK/CK
CK HIGH pulse width
CK LOW pulse width
CK half period
Clock cycle time, CL=x
DQ and DM input setup time(differential strobe)
DQ and DM input hold time(differential strobe)
DQ and DM input setup time(single ended strobe)
DQ and DM input hold time(single ended strobe)
Control & Address input pulse width for each
input
DQ and DM input pulse width for each input
Data-out high-impedance time from CK/CK
DQS low-impedance time from CK/CK
DQ low-impedance time from CK/CK
DQS-DQ skew for DQS and associated DQ
signals
DQ hold skew factor
DQ/DQS output hold time from DQS
Write command to first DQS latching transition
DQS input HIGH pulse width
DQS input LOW pulse width
DQS falling edge to CK setup time
DQS falling edge hold time from CK
Mode register set command cycle time
Write preamble
Write postamble
Address and control input setup time
Address and control input hold time
Read preamble
Read postamble
Active to active command period for 1KB
page size products (x4, x8)
Active to active command period for 2KB
page size products (x16)
Parameter
tAC
tDQSCK
tCH
tCL
tHP
tCK
tDS(base)
tDH(base)
tDS(base)
tDH(base)
tIPW
tDIPW
tHZ
tLZ
(DQS)
tLZ
(DQ)
tDQSQ
tQHS
tQH
tDQSS
tDQSH
tDQSL
tDSS
tDSH
tMRD
tWPRE
tWPST
tIS
tIH
tRPRE
tRPST
tRRD
tRRD
Symbol
tHP - tQHS
2*tAC min
WL - 0.25
min(tCL,
tAC min
5000
min
tCH)
-600
-500
0.45
0.45
0.35
0.35
0.35
150
275
0.35
350
475
7.5
0.6
0.2
0.2
0.4
0.9
0.4
10
25
25
2
-
-
-
DDR2-400
(DDR2-400 and DDR2-533)
WL + 0.25
tAC max
tAC max
tAC max
max
+600
+500
0.55
0.55
8000
350
450
0.6
1.1
0.6
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
tHP - tQHS
WL - 0.25
2*tAC min
min(tCL,
tAC min
min
3750
0.45
0.45
tCH)
0.35
0.35
-500
-450
100
225
0.35
0.35
250
375
-25
-25
7.5
0.6
0.2
0.2
0.4
0.9
0.4
10
2
-
-
-
DDR2-533
WL + 0.25
tAC max
tAC max
tAC max
max
+500
+450
8000
0.55
0.55
300
400
0.6
1.1
0.6
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
H5PS1G43EFR
H5PS1G83EFR
H5PS1G63EFR
Unit
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
tCK
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ns
ns
ps
ps
6,7,8,20
6,7,8,21
6,7,8,25
6,7,8,26
5,7,9,23
5,7,9,23
Note
11,12
,28
,28
15
18
18
18
13
12
10
19
19
4
4
22

Related parts for H5PS1G63EFR