74VHC161284MTDX Fairchild Semiconductor, 74VHC161284MTDX Datasheet
74VHC161284MTDX
Specifications of 74VHC161284MTDX
Available stocks
Related parts for 74VHC161284MTDX
74VHC161284MTDX Summary of contents
Page 1
... Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Logic Symbol © 2005 Fairchild Semiconductor Corporation Features Supports IEEE 1284 Level 1 and Level 2 signaling ...
Page 2
Pin Descriptions Pin Names Description HD HIGH Drive Enable Input (Active HIGH) DIR Direction Control Input A –A Inputs or Outputs –B Inputs or Outputs –A Inputs –Y Outputs 9 13 ...
Page 3
Absolute Maximum Ratings Supply Voltage V CC Input Voltage (V ) (Note –A , PLH , DIR – –C , HLH 0. ...
Page 4
DC Electrical Characteristics Symbol Parameter V Maximum LOW Level Output Voltage OL RD Maximum Output Impedance Minimum Output Impedance RP Maximum Pull-Up Resistance Minimum Pull-Up Resistance I Maximum Input Current in HIGH State IH I Maximum Input Current in LOW ...
Page 5
AC Electrical Characteristics Symbol Parameter t A – –B PHL – –B PLH – –A PHL ...
Page 6
AC Loading and Waveforms d Pulse Generator for all pulses: Rate 1.0 MHz; Z FIGURE 1. Part and Propagation Delay Load and Waveforms FIGURE 2. Port and Output ...
Page 7
AC Loading and Waveforms FIGURE 4. Port and Slew Test Load and Waveforms FIGURE 5. Part and Slew Test Load and Waveforms FIGURE 6. t and ...
Page 8
AC Loading and Waveforms FIGURE 7. t PHZ FIGURE 8. t PZH www.fairchildsemi.com (Continued) and t Test Load and Waveforms, DIR to A PLZ and t Test Load and Waveforms, DIR to A PZL 8 – –A 1 ...
Page 9
AC Loading and Waveforms FIGURE 9. t and t PHZ (Continued) Test Load and Waveforms, DIR to B –B PLZ www.fairchildsemi.com ...
Page 10
Physical Dimensions inches (millimeters) unless otherwise noted 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide www.fairchildsemi.com Package Number MS48A 10 ...
Page 11
Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves ...