S912XEP768J5MAGR Freescale Semiconductor, S912XEP768J5MAGR Datasheet - Page 475

• Manufacturer Part Number: S912XEP768J5MAGR
• Description: 16-bit Microcontrollers - MCU 16-bit 768K Flash
• Manufacturer: Freescale Semiconductor

Specifications of S912XEP768J5MAGR

• Rohs: yes
• Core: HCS12X
• Processor Series: MC9S12
• Data Bus Width: 16 bit
• Maximum Clock Frequency: 50 MHz
• Program Memory Size: 768 KB
• Data Ram Size: 48 KB
• On-chip Adc: Yes
• Operating Supply Voltage: 3.3 V to 5 V
• Operating Temperature Range: - 40 C to + 125 C
• Package / Case: LQFP-144
• Mounting Style: SMD/SMT

Read: Anytime
Write: Anytime except if PLLSEL = 1
11.3.2.4
This register provides S12XECRG status bits and flags.
Read: Anytime
Write: Refer to each bit for individual write conditions
Freescale Semiconductor
1. PORF is set to 1 when a power on reset occurs. Unaffected by system reset.
2. LVRF is set to 1 when a low voltage reset occurs. Unaffected by system reset.
3. ILAF is set to 1 when an illegal address reset occurs. Unaffected by system reset. Cleared by power on or low voltage reset.
Module Base + 0x0002
Module Base + 0x0003
Reset
Reset
W
W
R
R
f PLL
RTIF
S12XECRG Flags Register (CRGFLG)
0
0
0
7
=
7
If POSTDIV = $00 then f
------------------------------------- -
(
2xPOSTDIV
f VCO
= Unimplemented or Reserved
= Unimplemented or Reserved
Note 1
PORF
Figure 11-5. S12XECRG Post Divider Register (POSTDIV)
0
0
6
6
Figure 11-6. S12XECRG Flags Register (CRGFLG)
)
MC9S12XE-Family Reference Manual Rev. 1.25
Note 2
LVRF
0
0
5
5
PLL
is identical to f
LOCKIF
Note 3
NOTE
0
4
4
Chapter 11 S12XE Clocks and Reset Generator (S12XECRGV1)
VCO
LOCK
0
0
3
3
(divide by one).
POSTDIV[4:0]
ILAF
0
0
2
2
SCMIF
0
0
1
1
SCM
0
0
0
0
475