LPC11U24FBD48/301, NXP Semiconductors, LPC11U24FBD48/301, Datasheet - Page 20

• Manufacturer Part Number: LPC11U24FBD48/301,
• Description: ARM Microcontrollers - MCU CortexM0 32bit 32KB with USB
• Manufacturer: NXP Semiconductors

Specifications of LPC11U24FBD48/301,

• Rohs: yes
• Core: ARM Cortex M0
• Processor Series: LPC11U2x
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 50 MHz
• Program Memory Size: 32 KB
• Data Ram Size: 6 KB
• On-chip Adc: Yes
• Operating Supply Voltage: 3.3 V
• Operating Temperature Range: - 40 C to + 85 C
• Package / Case: LQFP-48
• Mounting Style: SMD/SMT
• Data Rom Size: 2 KB
• Number Of Programmable I/os: 40
• Number Of Timers: 4
• Factory Pack Quantity: 250

NXP Semiconductors
LPC11U2X
Product data sheet
7.12.1 Features
7.13.1 Features
7.14.1 Features
7.13 10-bit ADC
7.14 General purpose external event counter/timers
The LPC11U2x contains one ADC. It is a single 10-bit successive approximation ADC with
eight channels.
The LPC11U2x includes two 32-bit counter/timers and two 16-bit counter/timers. The
counter/timer is designed to count cycles of the system derived clock. It can optionally
generate interrupts or perform other actions at specified timer values, based on four
match registers. Each counter/timer also includes one capture input to trap the timer value
when an input signal transitions, optionally generating an interrupt.
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
The I
interface supports Fast-mode Plus with bit rates up to 1 Mbit/s.
Easy to configure as master, slave, or master/slave.
Programmable clocks allow versatile rate control.
Bidirectional data transfer between masters and slaves.
Multi-master bus (no central master).
Arbitration between simultaneously transmitting masters without corruption of serial
data on the bus.
Serial clock synchronization allows devices with different bit rates to communicate via
one serial bus.
Serial clock synchronization can be used as a handshake mechanism to suspend and
resume serial transfer.
The I
The I
10-bit successive approximation ADC.
Input multiplexing among 8 pins.
Power-down mode.
Measurement range 0 V to V
10-bit conversion time  2.44 s (up to 400 kSamples/s).
Burst conversion mode for single or multiple inputs.
Optional conversion on transition of input pin or timer match signal.
Individual result registers for each ADC channel to reduce interrupt overhead.
A 32-bit/16-bit timer/counter with a programmable 32-bit/16-bit prescaler.
Counter or timer operation.
One capture channel per timer, that can take a snapshot of the timer value when an
input signal transitions. A capture event can also generate an interrupt.
2
2
2
C-interface is an I
C-bus can be used for test and diagnostic purposes.
C-bus controller supports multiple address recognition and a bus monitor mode.
All information provided in this document is subject to legal disclaimers.
Rev. 2 — 13 January 2012
2
C-bus compliant interface with open-drain pins. The I
DD
.
32-bit ARM Cortex-M0 microcontroller
LPC11U2x
© NXP B.V. 2012. All rights reserved.
2
C-bus
20 of 70