XCF128XFTG64C Xilinx Inc, XCF128XFTG64C Datasheet - Page 13

• Manufacturer Part Number: XCF128XFTG64C
• Description: IC PROM SRL 128M GATE 64-FTBGA
• Manufacturer: Xilinx Inc

Specifications of XCF128XFTG64C

• Memory Size: 128Mb
• Programmable Type: In System Programmable
• Voltage - Supply: 1.7 V ~ 2 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-TBGA
• Access Time: 85ns
• Supply Voltage Range: 1.7V To 2V
• Memory Case Style: FTBGA
• No. Of Pins: 64
• Operating Temperature Range: -40°C To +85°C
• Svhc: No SVHC (15-Dec-2010)
• Package /: RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 122-1578

into Read Electronic Signature mode. Subsequent Bus
Read cycles output Electronic Signature data, and the
Program/Erase controller continues to program or erase in
the background.
The Read Electronic Signature command only changes the
read mode of the addressed bank. The read modes of other
banks are not affected. Only Asynchronous Read and
Single Synchronous Read operations should be used to
read the Electronic Signature. A Read Array command is
required to return the bank to Read Array mode.
Read CFI Query Command
The Read CFI Query command is used to read data from
the Common Flash Interface (CFI). One Bus Write cycle is
required to issue the Read CFI Query command. After a
bank is in Read CFI Query mode, subsequent Bus Read
operations in the same bank read from the Common Flash
Interface. The Read CFI Query command can be issued at
any time, even during program or erase operations.
If a Read CFI Query command is issued to a bank executing
a program or erase operation, the bank enters into Read
CFI Query mode. Subsequent Bus Read cycles output CFI
data, and the Program/Erase controller continues to
program or erase in the background.
The Read CFI Query command only changes the read
mode of the addressed bank. The read modes of other
banks are not affected. Only Asynchronous Read and
Single Synchronous Read operations should be used to
read from the CFI. A Read Array command is required to
return the bank to Read Array mode. Dual operations
between the Parameter Bank and the CFI memory space
are not allowed (see
See
Table 36, page
Table 38
Common Flash Interface memory area.
Clear Status Register Command
The Clear Status Register command can be used to reset
(set to ‘0’) all error bits (SR1, 3, 4 and 5) in the Status
Register. One Bus Write cycle is required to issue the Clear
Status Register command. The Clear Status Register
command does not affect the read mode of the bank.
The error bits in the Status Register do not automatically
return to ‘0’ when a new command is issued. The error bits
in the Status Register should be cleared before attempting a
new program or erase command.
Block Erase Command
The Block Erase command is used to erase a block. It sets
all the bits within the selected block to ‘1’. All previous data
in the block is lost.
DS617 (v3.0.1) January 07, 2010
Product Specification
"Appendix B: Common Flash Interface," page
for details on the information contained in the
R
65, through
Table 17, page 36
Table 45, page
for details).
70,
Table
65,
Platform Flash XL High-Density Configuration and Storage Device
38,
www.xilinx.com
If the block is protected, then the erase operation aborts,
data in the block is not changed, and the Status Register
outputs the error.
Two Bus Write cycles are required to issue the command.
•
•
If the second bus cycle is not the Block Erase Confirm code,
Status Register bits SR4 and SR5 are set and the
command is aborted.
After the command is issued, the bank enters Read Status
Register mode, and any read operation within the
addressed bank outputs the contents of the Status Register.
A Read Array command is required to return the bank to
Read Array mode.
During Block Erase operations, the bank containing the
block being erased only accepts the Read Array, Read
Status Register, Read Electronic Signature, Read CFI
Query, and Program/Erase Suspend command; all other
commands are ignored.
The Block Erase operation aborts if Reset (RP) goes to V
As data integrity cannot be guaranteed when the Block
Erase operation is aborted, the block must be erased again.
Refer to
page 35
operations allowed in banks not being erased.
Typical Erase times are given in
See
the Block Erase command.
Blank Check Command
The Blank Check command is used to check whether a Block
is completely erased. Only one block at a time can be
checked. To use the Blank Check command, V
equal to V
the command and no error is shown in the Status Register.
Two bus cycles are required to issue the Blank Check
command:
•
•
If the second bus cycle is not Blank Check Confirm,
Status Register bits SR4 and SR5 are set to '1', and the
command aborts.
After the command is issued, the addressed bank
automatically enters the Status Register mode and further
reads within the bank output the Status Register contents.
The first bus cycle sets up the Block Erase command.
The second latches the block address and starts the
Program/Erase Controller.
The first bus cycle writes the Blank Check command
(BCh) to any address in the block to be checked.
The second bus cycle writes the Blank Check Confirm
command (CBh) to any address in the block to be
checked and starts the Blank Check operation.
Figure 41, page
"Dual Operations and Multiple Bank Architecture,"
for detailed information about simultaneous
PPH
. If V
PP
is not equal to V
75, for a suggested flowchart for using
Table 21, page
PPH
, the device ignores
PP
44.
must be
IL
13
.