IDT72V51253L6BB8 IDT, Integrated Device Technology Inc, IDT72V51253L6BB8 Datasheet - Page 18

no-image

IDT72V51253L6BB8

Manufacturer Part Number
IDT72V51253L6BB8
Description
IC FLOW CTRL MULTI QUEUE 256-BGA
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet

Specifications of IDT72V51253L6BB8

Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
72V51253L6BB8

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT72V51253L6BB8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
TABLE 2 — READ ADDRESS BUS, RDADD[5:0]
READ QUEUE SELECTION & READ OPERATION
via a common read port using the data outputs, Qout, read clock, RCLK and
read enable, REN. An output enable, OE control pin is also provided to allow
High-Impedance selection of the Qout data outputs. The multi-queue device
read port operates in a mode similar to “First Word Fall Through” on a traditional
IDT FIFO, but with the added feature of data output pipelining. This data
pipelining on the output port allows the user to achieve 100% bus utilization,
which is the ability to read out a data word on every rising edge of RCLK
regardless of whether a new queue is being selected for read operations.
edge on RCLK while read address enable, RADEN is HIGH, is the queue
selected for read operations. A queue to be read from need only be selected
on a single rising edge of RCLK. All subsequent reads will be read from that
queue until a new queue is selected. A minimum of 2 RCLK cycles must occur
between queue selections on the read port. Data from the newly selected queue
will be present on the Qout outputs after 2 RCLK cycles plus an access time,
provided that OE is active, LOW. On the same RCLK rising edge that the new
queue is selected, data can still be read from the previously selected queue,
provided that REN is LOW, active and the previous queue is not empty on the
following rising edge of RCLK a word will be read from the previously selected
queue regardless of REN due to the fall through operation, (provided the queue
is not empty). Remember that OE allows the user to place the Qout, data output
bus into High-Impedance and the data can be read onto the output register
regardless of OE.
queue (provided that the queue is not empty), will fall through to the output
register after 2 RCLK cycles. As mentioned, in the previous 2 RCLK cycles to
the new data being available, data can still be read from the previous queue,
IDT72V51233/72V51243/72V51253 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES
(4 QUEUES) 18 BIT WIDE CONFIGURATION 589,824, 1,179,648 and 2,359,296 bits
The multi-queue flow-control device has up to 4 queues that data is read from
The queue address present on the read address bus, RDADD during a rising
When a queue is selected on the read port, the next word available in that
Flag Bus Device
Read Queue
Selection
Operation RCLK
Select
RADEN
1
0
ESTR
0
1
18
provided that the queue is not empty. At the point of queue selection, the 2-stage
internal data pipeline is loaded with the last word from the previous queue and
the next word from the new queue, both these words will fall through to the output
register consecutively upon selection of the new queue. This pipelining effect
provides the user with 100% bus utilization, but brings about the possibility that
a “NULL” queue may be required within a multi-queue device. Null queue
operation is discussed in the next section on.
on the same RCLK edge and the following RCLK edge, 2 final reads will be made
from the previous queue, provided that REN is active, LOW. On the next RCLK
rising edge a read from the new queue will not occur, because the queue is
empty. The last word in the data output register (from the previous queue), will
remain there, but the output valid flag, OV will go HIGH, to indicate that the data
present is no longer valid.
bus strobe), to address the almost empty flag bus of a respective device during
direct mode of operation. In the 4 queue multi-queue device the RDADD
address bus is 6 bits wide. The least significant 2 bits are used to address one
of the 4 available queues within a single multi-queue device. The 3rd least
significant bit is used to select a "Null" Queue. During a Null-Q selection the 2
LSB's are don't care. The Null-Q is seen as an empty queue on the read port.
Null-Q operation is discussed in more detail in a separate section. The most
significant 3 bits are used when a device is connected in expansion mode, up
to 8 devices can be connected in expansion, each device having its own 3 bit
address. The selected device is the one for which the address matches a 3 bit
ID code, which is statically setup on the ID pins, ID0, ID1, and ID2 of each
individual device.
12,14 & 15 for read queue selection and read port operation timing diagrams.
If an empty queue is selected for read operations on the rising edge of RCLK,
The RDADD bus is also used in conjunction with ESTR (almost empty flag
Refer to Table 2, for Read Address bus arrangement. Also, refer to Figures
Device Select
(Compared to
ID0,1,2)
Device Select
(Compared to
ID0,1,2)
5 4 3
5 4 3
RDADD[5:0]
Null-Q
Select Pin
2
2
X
Read Queue Address
(2 bits = 4 Queues)
COMMERCIAL AND INDUSTRIAL
1 0
1 0
X
X
TEMPERATURE RANGES
5941 drw06

Related parts for IDT72V51253L6BB8