LFDAS12XSFT Freescale Semiconductor, LFDAS12XSFT Datasheet - Page 257

• Manufacturer Part Number: LFDAS12XSFT
• Description: HARDWARE MC9S12XS 80-PIN
• Manufacturer: Freescale Semiconductor

Specifications of LFDAS12XSFT

• Module/board Type: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With/related Products: -

8.4.1.5
The COP (free running watchdog timer) enables the user to check that a program is running and
sequencing properly. When the COP is being used, software is responsible for keeping the COP from
timing out. If the COP times out it is an indication that the software is no longer being executed in the
intended sequence; thus a system reset is initiated (see
Watchdog
allow selection of seven COP time-out periods.
When COP is enabled, the program must write $55 and $AA (in this order) to the ARMCOP register
during the selected time-out period. Once this is done, the COP time-out period is restarted. If the
program fails to do this and the COP times out, the part will reset. Also, if any value other than $55 or $AA
is written, the part is immediately reset.
Windowed COP operation is enabled by setting WCOP in the COPCTL register. In this mode, writes to
the ARMCOP register to clear the COP timer must occur in the last 25% of the selected time-out period.
A premature write will immediately reset the part.
If PCE bit is set, the COP will continue to run in Pseudo Stop Mode.
8.4.1.6
The RTI can be used to generate a hardware interrupt at a fixed periodic rate. If enabled (by setting
RTIE=1), this interrupt will occur at the rate selected by the RTICTL register. The RTI runs with a gated
OSCCLK. At the end of the RTI time-out period the RTIF flag is set to one and a new RTI time-out period
starts immediately.
A write to the RTICTL register restarts the RTI time-out period.
If the PRE bit is set, the RTI will continue to run in Pseudo Stop Mode.
8.4.2
8.4.2.1
The S12XECRG block behaves as described within this specification in all normal modes.
8.4.2.2
If the external clock frequency is not available due to a failure or due to long crystal start-up time, the Bus
Clock and the Core Clock are derived from the PLLCLK running at self clock mode frequency f
mode of operation is called Self Clock Mode. This requires CME = 1 and SCME = 1, which is the default
after reset. If the MCU was clocked by the PLLCLK prior to entering Self Clock Mode, the PLLSEL bit will
be cleared. If the external clock signal has stabilized again, the S12XECRG will automatically select
OSCCLK to be the system clock and return to normal mode. See
for more information on entering and leaving Self Clock Mode.
Freescale Semiconductor
(COP)”). The COP runs with a gated OSCCLK. Three control bits in the COPCTL register
Operation Modes
Computer Operating Properly Watchdog (COP)
Real Time Interrupt (RTI)
Normal Mode
Self Clock Mode
S12XS Family Reference Manual Rev. 1.11
Section 8.4.1.5, “Computer Operating Properly
Section 8.4.1.4, “Clock Quality Checker”
S12XE Clocks and Reset Generator (S12XECRGV1)
SCM
; this
257